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Demand for wireless network capacity keeps growing exponentially every year, as a result a
1000-fold increase in data traffic is projected over the next 10 years in the context of 5G wireless
networks. Smaller cells at RF frequencies (1-6 GHz) are unlikely to deliver the demanded capacity
increase. On the other hand, millimeter-wave spectrum (frequencies over 24 GHz) offers wider,
multi-GHz channel bandwidths, and therefore has gained significant research interest as one of the
most promising solutions to address the data traffic demands of 5G.
Another disruptive technology is full-duplex which breaks a century-old assumption in wireless
communication, by simultaneous transmission and reception on the same frequency channel. In
doing so, full-duplex offers many benefits for wireless networks, including an immediate spectral
efficiency improvement in the physical layer. Although FD promises great benefits, self-interference
from the transmitter to its own receiver poses a fundamental challenge. The self-interference can
be more than a billion times stronger than the desired signal and must be suppressed below the
receiver noise floor.
This dissertation presents novel architectures, antenna and circuit techniques to merge two
exciting technologies, mm-wave and full-duplex, which can potentially offer the dual benefits of wide
bandwidths and improved spectral efficiency. To this end, two different antenna interfaces, namely
a wideband reconfigurable T/R antenna pair with polarization-based antenna cancellation and an
mm-wave fully-integrated magnetic-free non-reciprocal circulator, are presented.The polarization-
based antenna cancellation is employed in conjunction with the RF and digital cancellation to design
a 60GHz full-duplex 45nm SOI CMOS transceiver with nearly 80dB self-interference suppression.
The concepts and prototypes presented in this dissertation have also profound implications for
emerging applications such as vehicular radars, 5G small-cell base-stations and virtual reality.
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Chapter 1
Introduction
1.1 Millimeter-wave Full-Duplex Overview
In recent years, demand for wireless capacity has exploded as a result of use of bandwidth (BW)
hungry media applications in smart-phones, tablets and personal computers. As a result, the
demand for wireless network capacity keeps doubling every year and a 1000-fold increase in data
traffic is projected over the next 10 years [2]. Solutions for delivering the 1000-fold increase in
capacity fall into three main categories: deploying smaller cells (especially in urban settings where
the data demand is higher), allocating more spectrum and improving spectral efficiency [3]. Smaller
cells at low carrier frequencies (1-6GHz) are unlikely to deliver the demanded total capacity increase
due to interference and spectrum limitations at these frequencies [4]. On the other hand, millimeter-
wave (mm-wave) frequencies (over 24GHz) allow integration of interference mitigation techniques
(e.g. phased arrays) in a smaller form-factor and offer wider, multi-GHz channel bandwidths.
Therefore, millimeter-wave beam-forming has recently gained significant research interest as one of
the most promising solutions to address the data traffic demands in 5G era [5–8].
Millimeter-wave circuits and systems have been traditionally implemented in expensive III-V
compound semiconductor technologies. The rapid maturation of silicon technologies has enabled
the exploration of silicon-based millimeter-wave circuits and systems for short-range 60GHz WPANs
[9–16], now standardized as WiGig or IEEE 802.11ad. Silicon-based millimeter-wave technology has
also been adopted in the design of automotive radars in the recent years [17,18]. It is likely to become
even more prevalent in the future as we speak of next-generation (5G) cellular communication,
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Figure 1.1: Demand for wireless capacity. A 1000-fold increase in data traffic is projected over the
next 10 years.
internet of things, virtual reality (VR) and connected cars.
Another emergent technology in the recent years is same-channel full-duplex (or in-band full-
duplex), which will be referred to as just full-duplex (FD) in the rest of this chapter. FD can
theoretically double the spectral efficiency over time division duplex (TDD) or frequency division
duplex (FDD) in the physical layer through simultaneous transmission and reception on the same
frequency channel (Fig. ??).1 In addition to capacity gain over half-duplex, FD paves the way for
revolutionizing wireless protocol design by eliminating the half-duplex constraint and thus can offer
many new benefits in wireless networks, including significant increase in access-layer throughput,
collision avoidance and addressing the hidden node problem [21]. Although FD promises great
benefits for communication systems, self-interference (SI) from the transmitter to its own receiver
poses a fundamental challenge. Depending on the application, the SI can be more than a billion
times stronger than the desired signal and must be suppressed below the receiver noise floor to
enable full-duplex operation. In other words, a total SI suppression of 90 dB or more must be
1Interference between cells and asymmetric uplink and downlink traffic are factors that must be considered when
evaluating the capacity gain achieved through FD [19]. Research is ongoing to design resource allocation algorithms
that maximize capacity gains under these contraints [20].
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achieved across multiple domains- antenna [22–27], RF/analog [28–33] and digital [34, 35].
System-level demonstrations leveraging off-the-shelf components (e.g. [34]) have established
the feasibility of full-duplex, however research efforts on fully-integrated full-duplex transceivers,
especially at mm-wave frequencies, are still in their infancy. Recently, CMOS ICs for full-duplex
applications have been demonstrated at low RF frequencies with analog SI cancellers using baseband
noise-cancelling, duplexing LNAs in [31] and frequency flat amplitude/phase control in [30] but
exhibit either limited SI power handling [31] or limited cancellation bandwidth [30]. In [28,32,33],
CMOS ICs achieving wideband SIC have been demonstrated, but they are not amenable to mm-
wave integration.
The goal of this dissertation is to present novel architectures, antenna and circuit techniques
to merge two exciting technologies, mm-wave and full-duplex, which can potentially offer the dual
benefits of wide BWs and improved spectral efficiency to address the future data traffic demands.
Millimeter-wave full-duplex can be used in several potential applications, ranging from mm-wave
backhaul, vehicular radars to virtual reality. The following section discusses these applications in
more detail.
1.2 Millimeter-wave Full-Duplex Applications
1.2.1 Millimeter-wave FD Backhaul
Backhaul is one of the least addressed bottlenecks of future 5G wireless communication. Rapid
growth of mobile data traffic in 5G wireless communication networks will bring great capacity
pressure on the backhaul. Therefore, connecting 5G base stations to other 5G base stations and
the network through low-latency, cost-effective backhauling mechanisms with fiber-like throughput
is essential [36]. E-band microwave backhaul has been explored in the recent years as a cost-effective
method to deliver Gbps throughput. However, it uses two different bands for simultaneous uplink
and downlink (effectively FDD between 71-76GHz and 81-86GHz through the use of waveguide
diplexers). In the recent past, there has also been interest in phased-array-based backhaul in
the unlicensed 60GHz band over shorter distances between densely deployed base stations (Fig.
1.2(a)) [37]. Simultaneous uplink and downlink is necessary to reduce latency, and FD would
enable such operation using a single frequency band.
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Figure 1.2: (a) A 60GHz phased-array-based FD backhaul mesh network can support up and
down links simultaneously on the same channel, improving spectral efficiency and reducing la-
tency. (b) Millimeter-wave FD relaying with separate TX and RX antennas or shared antenna
with a millimeter-wave circulator. (c) FMCW vehicular radars can benefit from SI suppression
techniques developed for millimeter-wave FD (e.g. a low loss, noise and high isolation duplexer) .
(d) Millimeter-wave small-cell 5G Base-Stations with a circulator, eliminating the need for high-
quality millimeter-wave diplexers. (e) mm-wave FD can extend the range of cordless wireless VR
headsets.
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1.2.2 Millimeter-wave FD Relaying
Propagation loss is one of the main disadvantages of millimeter-wave wireless communication. Due
to high propagation and absorption losses at high frequencies, the wireless link range is limited. To
extend the link range as well as improve link margin, it would be useful to use relay nodes between
sources and destinations [38]. However, traditional relay nodes are half-duplex (HD) and therefore
have poor spectral efficiency or introduce unwanted latency in the network depending on whether
FDD or TDD is used. Millimeter-wave FD relay nodes (depicted in Fig. 1.2(b)) can be employed to
extend the millimeter-wave link range, with significant spectral efficiency or latency improvement
over existing HD relays [38]. FD millimeter-wave relays can employ either separate antennas for TX
and RX or a single antenna (Fig. 1.2(b)). For the latter, a millimeter-wave circulator is required.
1.2.3 FMCW vehicular radar
One remaining problem in FMCW automotive radars is the TX-to-RX SI which is usually referred
to as spillover. Spillover can result from on-chip coupling, limited isolation between the antennas or
in the circulator, and from first reflections arising from very close targets such as the vehicle’s fascia
or bumper. The spillover power at the RX input can be much higher than the power reflected by
targets that the radar aims to detect [39]. SI suppression techniques developed for millimeter-wave
FD can also be adopted in automotive radars to solve the spillover problem. Additionally, another
open problem in automotive radars is the design of fully-integrated low-loss circulators with high
isolation to replace passive quasi-circulators (such as hybrids which have a theoretical loss of 3dB,
typically 4dB) used at the shared-antenna interface.
1.2.4 Millimeter-wave Small-cell 5G Base-Stations
Millimeter-wave small-cell 5G base-stations are envisioned to increase coverage in dense areas and
will need to communicate with multiple users simultaneously in uplink and downlink. Although
the multiple users will occupy adjacent channels in the same band, the techniques developed in the
context of FD will be important. For example, a fully-integrated low-loss, high isolation circulator
with high power handling capability could be used to share a single antenna between TX and RX
while eliminating the need for high-quality millimeter-wave diplexers.
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Figure 1.3: Self-interference issues in same-channel full-duplex radios. Self-interference suppression
in the antenna, RF/analog and digital domains is required to prevent receiver sensitivity degrada-
tion.
1.2.5 Millimeter-wave FD wireless links for VR Headsets
Head-mounted displays create a virtual reality experience by projecting high quality video (e.g.
2160 x 1200 resolution) to each eye at a high frame rate (e.g. 90Hz) [40]. The video streams require
very high data rate (approaching 20Gbps for emerging VR headsets) and need to be delivered with
very low latency (less than 5ms) to prevent an adverse user experience (e.g. VR sickness) [41].
For a smooth VR experience, a huge amount of data has to be sent back and forth between the
computer, the headset and the positional tracker, requiring bi-directional communication to close
the feedback loop [40]. Millimeter-wave full-duplex wireless links have the potential of delivering
high speed data with low latency and therefore can be a promising solution to cut the cord of
VR headsets. Additionally, a millimeter-wave full-duplex relay can be used to extend the range of
wireless VR headsets, improving the user’s mobilility [42].
1.3 Full-duplex Challenge and System Considerations
In this section, by default, equations will be written in the linear scale unless otherwise stated.
Some variables such as coupling coefficients and noise factors will be naturally assumed to be in
the linear scale, while others such as power levels, noise floor and dynamic range will be naturally
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assumed to be in the dB scale.
Fig. 1.3 depicts the self-interference challenge in a typical full-duplex wireless node. SI arises
from the inherent coupling in typical antenna interfaces as well as environmental reflections and
consists of a leakage of the main transmitted signal, the transmitter’s nonlinear distortions as well as
the TX-side LO phase noise. As stated in the previous section, SI should be suppressed sufficiently
below the receiver noise floor (Pn) to enable reception of the weak desired signal. Therefore,
a total SI suppression of PTX -Pn + 6 dB must be achieved in antenna, RF/analog and digital
domains, assuming a 6 dB margin for SI suppression below the noise floor. Here, PTX is the
transmitter output power. For example, a 60GHz FD transceiver with a typical transmit power
of +14dBm, receiver noise figure of 5dB and channel BW of 2.16GHz would require +14dBm-(-
174 dBm/Hz+10log(2.16GHz)+5)+6=96dB of self-interference cancellation (SIC), assuming a 6dB
margin. Such a high level of SI suppression can only be achieved by enhancing the transmit-receive
(T/R) isolation at the antenna [22–24, 43, 44] as well as performing self-interference cancellation
(SIC) in the antenna [25–27,45], RF/analog [28–31,46] and digital domains [34].
If an ADC with ENOB=8 bits (effective number of bits) and an effective dynamic range of
6.02×(ENOB-2)=36 dB is used, then the remaining 60 dB SI suppression must be achieved by the
antenna interface and the RF canceller in Fig. 1.3. The degradation of the receiver noise figure due
to the RF canceller’s noise should be taken into account while partitioning this 60 dB between the
antenna and RF domain cancellers. If GSIC and CRX are the gain of the RF SI canceller and the
coupling coefficient of the coupler at the receiver input, respectively, and assuming CRX is weak,
the noise factor of the full-duplex transceiver (Ftot) shown in Fig. 1.3 can be calculated as
Ftot = FRX + (FSIC − 1)GSICCRX (1.1)
where FSIC is the noise factor of the RF SI canceller. The last term in (1.1) represents the amount
of RX NF degradation due to the RF SI canceller. The magnitude of the transfer function through
the antenna interface, CT/R(1 − CTX), and the RF canceller, CTXGSICCRX , must be equal for
perfect RF SI cancellation. This simplifies (1.1) as






From (1.2) we conclude that a lower CT/R reduces the noise figure degradation due to the RF
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Figure 1.4: (a) SNR degradation versus the transmit side coupling coefficient assuming
10log(FRX)=5 dB and 10log(FSIC)=10 dB. SNR degradation becomes negligible for 40 dB T/R
isolation at the antenna interface. (b) Required IIP3 for the RF SI canceller versus the CTX .
IIP3SIC is 18 dBm for CT/R=-50 dB and CTX=-30 dB.
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canceller as it allows a lower CRX in (1.1), motivating the need for SIC in the antenna domain.
Additionally, (1.2) reveals a trade-off between the receiver NF and the transmitter efficiency degra-
dations due to the RF SI canceller as a lower CTX increases the receiver NF degradation but
reduces the transmitter efficiency degradation. It should be noted that this trade-off is also eased
through higher antenna interface isolation or antenna-domain SIC. For a fixed PA output power,
SNR degradation in a full-duplex link, ∆SNR, compared to its half-duplex counterpart can be
written (in dB scale) as
∆SNR = 10 logFtot − 10 logFRX − 10 log(1− CTX) (1.3)
Assuming a noise figure of 10 dB for the RF canceller (FSIC=10), ∆SNR versus 10log(CTX) is
plotted in Fig. 1.4(a) for different T/R isolation levels at the antenna interface. To keep the SNR
degradation negligibly small, more than 40 dB isolation must be achieved in the antenna interface.
Note that for a low CTX (e.g. smaller than -20 dB for 10log(CT/R)<-40 dB), the TX efficiency
degradation, namely the last term in (1.3), is extremely small so that ∆SNR is governed by the
receiver noise figure degradation. On the other hand, as CTX becomes larger, ∆SNR increases due
to the TX efficiency degradation as more power is stolen away by the RF canceller, reducing the
transmitter power going into the antenna interface.
Higher SI suppression in the antenna interface also relaxes the linearity requirement on the
receiver and the RF canceller, leading to lower power consumption. Achieving low CT/R also opens
up the possibility of performing RF SIC after some low-noise amplification as will be presented in
Chapter 3, further reducing the NF degradation due to the RF canceller. The spurious-free dynamic
range requirement of the receiver in dB scale is given by DRf=PTX+10logCT/R(1− CTX)-SICRF -
Pn and reduces with decreasing CT/R. Lower CT/R also implies that more loss can be tolerated in
the RF canceller and allows designing an all passive RF canceller with higher linearity so that the
third-order distortion products generated by the RF canceller (not shown in Fig. 1.3) fall below
Pn. The IIP3 requirement on the RF SI canceller in Fig. 1.3 can be expressed as
IIP3SIC =
3PTX − Pn + 10 logCT/R(1− CTX) + 20 logCTX
2
(1.4)
Equation (1.4) is plotted versus CTX for different CT/R levels in Fig. 1.4(b). The RF canceller
must have an IIP3SIC higher than +45 dBm for 10log(CT/R)=-30 dB and 10log(CTX)=-10 dB
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Figure 1.5: Two different antenna interfaces for full-duplex operation: (a) a shared-antenna inter-
face such as a circulator can be used to share a single antenna between the transmitter and receiver,
and (b) in a T/R antenna pair, transmitter and receiver employ dedicated antennas.
whereas an IIP3SIC of +18 dBm is required for 10log(CT/R)=-50 dB and 10log(CTX)=-30 dB. The
later is more manageable, motivating the need for an isolation higher than 50 dB in the antenna
interface. Alternatively, if the RF canceller is not linear enough, the distortion products can
be estimated and cancelled in the digital canceller [34]. However, this may be power inefficient
depending on the required computational complexity, especially at mm-wave systems.
Fig. 1.5 depicts the two main ways of implementing the antenna interface. One option is to
employ a shared antenna interface such as a circulator to share the same antenna for transmit and
receive. The main challenge with a circulator is the finite reflection coefficient of the antenna. The
transmit signal reflects back to the receiver input due to imperfect matching at the antenna port.
For the circulator shown in Fig. 1.5(a), assuming perfect isolation between port 2 and port 1 to
start with, the T/R isolation can be expressed in dB scale as
| b2
a1
| = 20 log |Γant|+ 40 logα (1.5)
where Γant and α are the reflection coefficient of the antenna and the circulator insertion loss,
respectively. According to (1.5), the T/R isolation, in terms of magnitude and bandwidth, strongly
depends on the matching at the antenna port. In reality, this limitation is common to all antenna
interfaces which share a single antenna port for transmit and receive. The second antenna interface
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in Fig. 1.5(b) uses separate antennas for transmit and receive. The T/R isolation of an interface
with separate antennas is not significantly impacted by the imperfect matching at the ports.
A common limitation for both interfaces are the reflections from nearby objects. A nearby
reflector creates another interference path from the transmitter to the receiver for both cases. A
near-field reflector would change the antenna impedance as well. Changing antenna impedance
may exacerbate the SI reflection at the circulator ANT port. The effect of the environment on
the T/R isolation is not predictable during the design process and varies in the field. In order to
combat the scattering from environment, the SI suppression technique within the antenna interface
must be reconfigurable.
1.4 Thesis Overview
This thesis presents novel full-duplex antenna-circuit interfaces to enable full-duplex operation at
mm-wave frequencies in advanced CMOS processes. These novel antenna interfaces are realized
by blending various concepts from antenna, RF, analog and digital domains (co-integrating EM,
analog and digital). This dissertation is organized as follows:
Chapter 2 presents a novel wideband reconfigurable polarization-based SIC technique in the
antenna domain for FD applications. This chapter presents a detailed analysis of this technique
and provides a foundation for the next chapter. This technique employs collocated T/R antennas
with orthogonal polarizations. An auxiliary port which is co-polarized with the transmit port is
introduced on the receive antenna and terminated with a reconfigurable reflective termination. The
reflective termination reflects the coupled signal at the auxiliary port to cancel the self interference
at the receiver input. A higher order reconfigurable reflective termination enables wideband SIC.
A prototype employing this technique is built and achieves more than 50 dB self-interference sup-
pression over 300 MHz centered at 4.6 GHz. This is at least 4× better fractional SIC bandwidth at
10dB higher isolation compared to the other reconfigurable antenna cancellation works. The SIC
can be reconfigured as the environment changes to recover the degradation in the SI suppression
due to scattering from nearby objects. The polarization-based antenna cancellation technique is
verified at 4.6GHz in this chapter, but it can be readily scaled up in frequency. A 60GHz FD
transceiver employing the same technique will be presented in the next chapter.
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Chapter 3 presents a fully-integrated 60 GHz direct-conversion transceiver in 45 nm SOI CMOS
for same-channel full-duplex wireless communication. Full-duplex operation is enabled by the
polarization-based wideband reconfigurable SIC technique presented in Chapter 2. The antenna
cancellation can be reconfigured from the IC to combat the variable self-interference (SI) scatter-
ing from the environment during in-field operation. A second RF cancellation path with >30 dB
gain control and >360◦ phase control further suppresses the residual SI to achieve the high levels
of required SIC. With antenna and RF cancellation together, a total SI suppression of >70 dB is
achieved over a cancellation bandwidth of 1 GHz and can be maintained in the presence of nearby
reflectors. In conjunction with digital SIC implemented in MATLAB, a full-duplex link is demon-
strated over 0.7 m with a signal-to-interference-noise-and-distortion ratio (SINDR) of 7.2 dB. To
the best of our knowledge, this work demonstrates the first fully-integrated mm-wave full-duplex
transceiver front-end and link.
Chapter 4 presents a shared-antenna interface, namely a fully-integrated 25 GHz circulator in
45 nm SOI CMOS, demonstrating magnetic-free passive non-reciprocity on silicon at mm-waves for
the first time. This chapter presents a detailed analysis of the millimeter-wave circulator in both
time and frequency domains. Millimeter-wave non-reciprocal operation is enabled by a novel con-
cept of spatio-temporal conductivity modulation, which achieves broadband non-reciprocal gyrator
functionality over a theoretically infinite BW. The 25 GHz circulator achieves minimum TX-to-
ANT/ANT-to-RX insertion losses (IL) of 3.3 dB/3.2 dB, respectively, with a 1- dB BW of ∼4.6GHz.
TX-to-RX isolation is 18.3-21.2 dB (limited by the measurement setup) over the same BW. The
circulator IC occupies an area of 1.2 mm × 1.8mm (λ/8 × λ/6). The spatio-temporal conductivity
modulation concept is readily scalable across frequency and can be an enabler for higher-millimeter-
wave (e.g. 77 GHz) circulators as well as optical isolators.
Chapter 5 concludes the dissertation with a summary of the key technical contributions and
suggestion for future research directions.




As discussed in Chapter 1, SI suppression at the antenna is crucial for full-duplex operation. It
relaxes the dynamic range requirements on the RF, analog and digital blocks in the receiver chain as
well as the RF/analog and digital SIC circuits. Based on these system level discussions in Chapter
1, the specifications for a typical FD antenna interface can be summarized as:
• support wide SI suppression BWs for emerging wireless standards,
• provide more than 50 dB SI suppression to relax the receiver NF degradation as well as the
receiver and RF SIC linearity requirements,
• maintain the SI suppression as the environment changes,
• present minimum degradation in the full-duplex link SNR by preserving the T/R antenna
patterns while improving the SI suppression.
This chapter first reviews the previously reported SI suppression techniques in the antenna
domain and then presents a novel reconfigurable polarization-based wideband antenna cancellation
technique for full-duplex applications [27]. As a proofs-of-concept a 5GHz T/R antenna pair with
polarization-based antenna cancellation is implemented on PCB and verified with measurements.
It achieves 50 dB SI suppression over 300 MHz at 4.6 GHz (4× better fractional SIC bandwidth at
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10 dB higher isolation compared to the other reconfigurable antenna cancellation works). It is
reconfigurable and 50 dB SI suppression can be maintained in the presence of nearby reflectors.
The proposed concept can easily be scaled up in frequency and can even be implemented on silicon
at millimeter-wave frequencies.
This chapter builds a foundation for the 60GHz full-duplex SOI CMOS transceiver enabled by
the polarization-based antenna cancellation technique in Chapter 3 by providing a step-by-step
design methodology, an in-depth analysis of the SIC’s effect on antenna patterns, demonstrating
scalability of the technique in frequency, proposing a method for on-chip integration at mm-wave
frequencies.
2.1 A Review of SI Suppression Techniques in the Antenna Do-
main
The SI suppression techniques in the antenna domain published in the literature can be divided into
two main categories. The techniques in the first category target increasing the T/R isolation by
minimizing the inherent mutual coupling between transmit and receive antennas or ports. In [22],
the authors rely on the physical separation between the T/R antennas and directionality for SI
suppression. This approach is area inefficient and therefore not a feasible option for small form factor
radios. Other techniques in this category include exploiting cross-polarization [23,44] and shadowing
the near fields of T/R antennas [24]. Although these techniques promise good isolation over wide
bandwidths, they are not reconfigurable and are unable to combat environmental reflections which
are unknown in the design process and vary over time.
The techniques in the second category, which will be called antenna cancellation, are essentially
based on performing self-interference cancellation in the antenna domain. This requires either
introducing an auxiliary antenna or an auxiliary coupling path between the transmit and receive
antennas/ports to create an inverse replica of the main coupling signal. [47] proposes a two transmit
and a single receive antenna system in which the TX antennas are placed so that the RX antenna’s
distance from them differs by λ/2 at the operating frequency. Similarly, in [48], the RX antenna is
placed in between the TX antennas which are fed 180◦ out of phase to cause destructive interference
at the RX antenna. This out of phase feeding technique is extended to create a wideband STAR
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multi-element array consisting of four transmitting elements and a centrally-located receiving an-
tenna in [49] and an 8-element circular TX array and a centrally-located RX element in [50,51]. All
these antenna cancellation techniques rely on perfect distance and phase alignment, making them
vulnerable to manufacturing and antenna excitation tolerances. The addition of a beamformer to
control the excitations, as in [49, 50], can be used to combat the manufacturing and excitation er-
rors at the expense of increased complexity and form-factor. Additionally, these approaches usually
create an undesirable far-field beamforming effect since a simultaneous optimization of the far-field
radiation and the antenna cancellation performance is not undertaken. Finally, it is unclear if these
techniques can combat reflections that arise from a changing electromagnetic environment.
A few tunable antenna cancellation techniques which have the potential to combat variable
scattering from the environment have been proposed in the literature. In [25], the authors propose
placing tunable resonant baffles between antenna elements. This technique provides 40 dB isolation
over 12 MHz at 3.3 GHz. Using two sets of tunable resonators between antenna elements in [26],
the bandwidth of cancellation was improved but was still limited to 55 MHz for 40 dB isolation at
3.3 GHz. Although these techniques potentially combat environmental reflections, neither of them
have experimentally demonstrated SIC under environmental changes.
2.2 Proposed Polarization-Based Antenna Cancellation Technique
2.2.1 Overview
Fig. 2.1 depicts the proposed SI cancellation technique in the antenna domain. It consists of a
compact collocated T/R antenna pair to ensure small form factor. In the RF/analog domains, a
continuous-wave signal is characterized by its frequency, amplitude and phase. As the RF signal is
converted into an electromagnetic (EM) wave in the antenna domain, polarization becomes another
degree of freedom which can be exploited (Fig. 2.1(a)). In this work, cross-polarized transmit
and receive antennas are employed to enhance the initial TX-to-RX isolation. Fig. 2.2(a) shows
rectangular slot-loop T/R antenna pairs with co-polarized and cross-polarized TX and RX antennas
tuned at 4.6 GHz. Using cross-polarized antennas improves the TX-to-RX isolation by 5-22 dB from
4.2 GHz to 5 GHz compared to the co-polarized case (Fig. 2.2(b)).
To increase the SI suppression further, an auxiliary port co-polarized with the TX antenna
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Figure 2.1: (a) Polarization is another degree of freedom in the wave propagation domain. Depicted
here are the ideal radiated fields for a conceptual cross-polarized T/R antenna pair. (b) Diagram
of the proposed antenna cancellation technique. It employs T/R antenna pairs with orthogonal
polarizations. An auxiliary port co-polarized with TX antenna is introduced on the RX antenna
and terminated with a variable reflective termination to achieve wideband SIC. (c) Self-interference
signal flow graph.
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Figure 2.2: (a) Structure of the co-polarized and cross-polarized slot-loop T/R antenna pair (image
taken from a layout in IE3D, a Method-of-Moments-based EM simulator [1] (b) Comparison of the
simulated co-polarized and cross-polarized T/R isolation.
is introduced at the RX antenna and terminated with a reconfigurable reflective termination. As
depicted in Fig. 2.1(a), introduction of the auxiliary port creates an indirect coupling path between
the TX and RX ports. In the indirect path, the TX signal first couples to the auxiliary port, reflects
from the variable termination and then couples into the receive port to cancel the SI from the direct
path. Treating the T/R antenna pair as a microwave network, the signal flow chart is drawn in









where a1 is the incident power wave at the TX port and b2 is the outgoing power wave at the
CHAPTER 2. POLARIZATION-BASED ANTENNA CANCELLATION 18
RX port, S21, S31, S23 and S33 are the S-parameters of the 3-port antenna core (ports 1, 2 and 3
are TX, RX and auxiliary ports, respectively), and ΓL is the reflection coefficient of the variable
termination at the auxiliary port. The first and second terms inside the bracket in (2.1) correspond
to the transfer functions of the direct and indirect paths, respectively. When these two coupling
terms are equal in magnitude and 180◦ out of phase, perfect SI cancellation, b2=0, can be achieved.
It should be noted that all the parameters in (2.1) are frequency dependent and the SIC bandwidth
depends on how well the equal magnitude and 180◦ out of phase conditions are preserved across
frequency.
In previously reported antenna cancellation techniques, the indirect path mimics the magnitude
and the phase (with 180◦ difference) of the direct path at a single frequency [25, 52] or at slightly
shifted frequencies [26]. In general, a cancellation path with 2N degrees of freedom can be used to
achieve perfect SIC at N different frequencies resulting in wideband cancellation. In fact, the 2N
degrees of freedom can be utilized in multiple ways. The magnitude and phase of the direct path
can be synthesized at N separated frequencies or we can synthesize the magnitude, phase as well
as their slopes at N/2 frequencies. The proposed technique is based on mimicking the direct path’s
magnitude and phase as well as their slopes to achieve wide band cancellation.
2.2.2 Design Methodology
An algorithmic design methodology has been followed to implement the T/R antenna pair with the
proposed self-interference cancellation technique.
1) The T/R antenna pair is designed and simulated in an EM solver, in our case Mentor Graphics
IE3D [1].
This step includes designing and optimizing the TX rectangular slot loop antenna, and then creating
the T/R antenna pair by using an identical 90◦ rotated antenna for the RX and adding the auxiliary
port. The design procedure for slot antennas is well established, and will not be described here.
Instead, the reader is directed to [53, 54]. Fig. 2.3 shows the antenna dimensions and the PCB
cross-section. Its implementation will be discussed in Section 2.3. Once the T/R antenna core is
finalized, all the parameters in (2.1) except ΓL are fixed.
2) The required reflection coefficient for SIC, ΓL,req, is calculated across frequency as
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Figure 2.3: PCB cross-section and dimensions of the implemented T/R antenna pair. The radiation
is taken from the bottom using a 0.24” Rogers 4350B as superstrate.
ΓL,req =
S21
S21S33 − S23S31 . (2.2)
Conductance and susceptance are physically more meaningful design parameters than the required
reflection coefficient since they can be readily expressed in terms of the parameters of the lumped
components that would be used to implement the termination. The required conductance and















where Y0 is the characteristic admittance. As discussed in the previous step, the ΓL,req for SIC is
determined by the antenna core. This introduces a trade-off between the required ΓL,req and the
antenna performance parameters such as gain, bandwidth and efficiency. To break this trade-off,
the feed line length, d in Fig. 2.4(a), is used as another parameter to optimize the ΓL,req for
achieving wideband SIC. Neglecting the transmission line loss, ΓL,req will be modified as follows
due to the effect of extending the feed line length:
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Figure 2.4: (a) The feedlines are used as a parameter to optimize the required reflection coefficient.
(b) Transformation of the required admittance by extending the feedline for the T/R antenna pair
depicted in Fig. 2.3.




S21S33 − S23S31 , (2.5)
where β is the propagation constant for the feedline. The line length is increased in 0.05λ steps and
the new required admittance, YL,reqm, is plotted on a Y-Smith chart in Fig. 2.4(b) for the designed
T/R antenna pair in Fig. 2.3. The required admittance flattens out and its real part (GL,reqm) gets
larger with increasing d. We would like to set d so that YL,reqm falls on a constant conductance
circle in the desired frequency band. Thus, the slope of GL,reqm would be zero and could be
synthesized automatically by a parallel RLC termination as discussed in the next methodology
step. Consequently, the design of the T/R antenna core is simplified to a two step procedure.
First, the antenna parameters are optimized for the radiation performance in IE3D. Then, the feed
line length is chosen to enforce slope of GL,reqm equal to 0. It should also be noted that GL,reqm
increases with d. In this work, d is set to 4 mm, resulting in the simulated required conductance
(GL,reqm) and susceptance (BL,reqm) shown in Fig. 2.5(a) to achieve perfect SIC.
3) Design a higher-order reflective termination to synthesize Greqm, Breqm and their slopes at
multiple frequency points.
This work uses a parallel RLC termination. A parallel RLC termination with variable L, C and
R has 3 degrees of freedom to control the GL,synth, BL,synth and the slope of BL,synth at a given
frequency, f . The reconfigurability of the L, C and R allow tracking of GL,reqm, BL,reqm and the























where fr is the resonance frequency given by 1/2pi
√
LC. Note that all the parameters in (2.6),
(2.7) and (2.8) can be independently set but ∂GL,synth/∂f = 0 in a parallel RLC. Hence the slope
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Figure 2.5: Antenna cancellation simulations: (a) required and synthesized admittance, (b) resul-
tant antenna cancellation.
of GL,reqm is optimized to be relatively flat during the T/R antenna core design so that it can be
automatically synthesized by a shunt R. Alternatively, the feedline length can be thought as the
fourth degree of freedom in the reflective termination to set ∂GL,synth/∂f = 0.
In practice, a variable L is challenging to implement. In this work, L is set to replicate the
slope of BL,reqm dictated by the EM simulation of the T/R antenna core without considering nearby
reflectors. The measurements in Section 2.4 show that the SIC can be recovered by just changing
the R and C values in the presence of a metallic close-in reflector. If strong reflection necessitates
controlling the magnitude and slope of BL,synth independently, a variable L must be included in
the reflective termination. Switches to the ground can be placed at different locations on a shorted
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Figure 2.6: TX and RX patterns with and without SIC (simulation).
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stub to implement the variable L, but this has not been pursued in this work. Fig. 2.5(a) shows the
synthesized GL,synth and BL,synth to achieve wideband cancellation. In this simulation, finite quality
factors are used for the L and C (based on implementation aspects, such as EM simulations of the
shorted transmission line used to implement the L, varactor quality factor and typical parasitics of
the varactor package), causing a slight frequency dependency in GL,synth. An SI suppression better
than 50 dB over 450 MHz is achieved in simulation in Fig. 2.5(b).
Conventional RF cancellers consist of a TX-side coupler, variable-gain amplifier or attenuator,
phase shifter and an RX-side coupler to mimic the transfer function of the antenna interface [30].
Such a conventional canceller with flat amplitude and phase response across frequency theoreti-
cally achieves 20 MHz SIC bandwidth at 50 dB SI suppression in simulation (Fig. 2.5(b)). This
work improves the SIC bandwidth by 20× compared to a conventional RF canceller in simulation.
Essentially, our technique can be seen as embedding an SIC path with a tunable resonator and
amplitude and phase scaling within the antenna element. The introduction of the auxiliary port
on the RX antenna allows us to embed the TX-side and RX-side couplers within the antenna pair.
Thus, the couplers track the inherent TX-to-RX isolation closely across frequency1, resulting in
wide SIC bandwidth in conjuction with the high-order reflective termination.
2.2.3 Impact of SIC on Antenna Patterns
Fig. 2.6 presents the simulated TX and RX radiation patterns at 4.6 GHz with and without SIC.
The effect of SIC on the TX radiation pattern varies along the coupling axis (Φ=90◦) with elevation
angle θ. The maximum degradation in the TX pattern is 2 dB at around θ=15◦. Fig. 2.7(a) depicts
the TX pattern degradation mechanism. The signal that couples from the TX to the auxiliary port
reflects from the variable termination and then radiates from the RX antenna, eventually interfering
with the TX antenna radiation in the far-field. This mechanism can be analyzed using array theory.
This structure can be modelled as a 2×1 antenna array with non-uniform amplitude excitations as
shown in Fig. 2.7(a). Assuming a TX-to-AUX coupling coefficient of C1e
φC , the excitation currents




jφC , respectively, where ΓL
is the reflection coefficient at the AUX port. Assuming I1=1, the array factor can be calculated as
follows:
1In other words, the main and auxiliary path transfer functions closely track each other in frequency.
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Figure 2.7: (a) TX radiation pattern degradation mechanism. (b) RX radiation pattern degradation
mechanism.
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jφCejβd sin θ sin Φ, (2.9)
where d is the electrical spacing between the antennas. Using the simulated 10log(C1)=-13.5 dB,
ΓL=0.486∠113◦, φC=105◦ and d=0.34λ at 4.6 GHz, 20log(AF(θ,Φ=90◦)) and 20log(AF(θ,Φ=0◦))
are plotted in Fig. 2.8. As can be seen, their profiles follow the IE3D simulations considerably well
across θ, verifying our analysis. The difference in the peak and null magnitudes for Φ=90◦ can be
attributed to our assumption of identical antennas. In reality, the AUX antenna gain differs from its
TX counterpart due to the presence of the RX port and therefore the second term in (2.9) should
be corrected for the direction-dependent antenna gain difference. The TX pattern degradation
in the Φ = 0◦ cross-section is relatively constant due to the symmetry. The penalty on the TX
antenna gain can be reduced by increasing the TX-to-AUX isolation by increasing the separation
between the antennas. It should also be noted that the indirect radiation can also be exploited by
optimizing the required ΓL to create constructive interference to increase the TX antenna gain in
a specific direction and thus the full-duplex link SNR.
Fig. 2.7(b) presents the RX pattern degradation mechanism. As depicted, the received signal
can follow two different paths to the RX port- the direct path and the indirect path created by the
AUX port. Assuming that an EM wave hits the antenna, and would produce a power of Pinc at the
RX port if the antenna was perfectly linear polarized with infinite axial ratio, then the power going
into the RX and AUX ports is given by PincAR/(1 +AR) and Pinc/(1 +AR), respectively, where
AR is the axial ratio of the antenna. In the indirect path, the signal reflects from the variable
termination and then couples into the receive port with an AUX-to-RX coupling coefficient of C2.
Superposing the direct and indirect received signals at the RX port, the ratio of the total received
power to the incoming power, PRX/Pinc, assuming signals arriving at the RX and AUX port are






AR|ΓLC2| cos(ΦΓ + ΦC2)
1 +AR
, (2.10)
where ΦΓ and ΦC2 are the phase of the reflection coefficient (∠ΓL) and C2. Using a simulated axial
ratio of 7 dB for the TX antenna, Γ=0.486∠113◦ and C2=0.35∠35◦, the total degradation in the
RX antenna gain due to introducing the AUX port and SIC is calculated as -1.35 dB at 4.6 GHz in
the broadside direction which agrees well with the broadside RX pattern degradation in Fig. 2.6.
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Figure 2.8: Theoretical and simulated TX antenna gain degradation in Φ=0◦ and Φ=0◦ planes.
The total degradation can be broken into two parts: degradation due to introduction of the AUX
port (10log(AR/(1 +AR)≈-0.8 dB) and due to the reflective termination (10log(Preceived/Pinc)-
10log(AR/(1 +AR))≈-0.55 dB).
2.2.4 Impact of SIC on Receiver NF
The antenna SIC also slightly degrades the RX NF. There are two different RX NF degradation
mechanisms as depicted in Fig. 2.9. First, the AUX port picks up noise which is present in the
orthogonal polarization. The mean square noise voltage picked up by each RX port is vant2 =
4kT0R0 where k is the Boltzmann constant and assuming that the antenna temperature is T0 and
the antenna impedance is R0 with 100% efficiency. The noise picked up by the AUX port reflects
from the reflective termination and then couples into the RX port, increasing the total noise at the
RX input. The total noise at the RX input also increases due to the noise generated by the passive
reflective termination (with a mean square noise voltage of veq2 = 4kT0Re{ZL} which couples
into the RX port. Considering these two mechanisms, the modified noise factor of the full-duplex
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Figure 2.9: RX NF degradation mechanism.
transceiver (Ftotm) can be calculated as
Ftotm = Ftot + |ΓLC2|2 + Re {ZL}
R0
|1− ΓL|2|C2|2. (2.11)
The second term in (2.11) is due to the noise picked up from the orthogonal polarization by the
AUX port whereas the last term represents the contribution of the noise generated by the reflective
termination. For a RX NF of 5 dB (e.g. 10log(Ftot)=5 dB), 10log(Ftotm) becomes 5.45 dB, 0.45 dB
degradation mainly due to the last term in (2.11).
2.3 Implementation
2.3.1 5 GHz Prototype Implementation
Fig. 2.3 presents the transmit and receive antenna design and the cross-section of the PCB board.
Slot antennas are chosen over patch antennas since they provide wide bandwidth and also allow
integration of the proposed technique on silicon at millimeter/sub-millimeter-wave frequencies.
20 mils Rogers 4350B (r=3.48, tan(δ)=0.0037 at 10 GHz) is used as the substrate material. The
TX and RX antennas are implemented on the top copper layer. The bottom copper is assigned
as the ground layer and is cut away under the antennas. A 240 mils superstrate layer is employed
under the antennas to focus the radiation to the backside. Four 60 mils Rogers 4350B layers are
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Figure 2.10: Reflective termination implementation of the 4.6 GHz T/R antenna pair prototype.
Figure 2.11: 4.6 GHz T/R antenna pair prototype: (a) top view, (b) bottom view.
glued together with very thin layers of non-conductive epoxy (dielectric constant of ≈3.6) to form
the superstrate layer (Fig. 2.3).
The reflective termination is implemented using a 3.5 mm shorted stub (Z0=50 Ω) as the fixed
inductor, Skyworks SMV1430-079LF abrupt junction varactor diode as the variable capacitor and
Hittite HMC973LP3E voltage controlled attenuator as the variable resistor (Fig. 2.10). The varac-
tor diode is tunable from 0.31 pF to 1.24 pF (Q=1680 at 50 MHz and 4V) and controlled through
a 10 kΩ resistance at the end of the shorted stub. The HMC973LP3E is a 0.5-6 GHz reflection
type attenuator which features a variable FET-based shunt-resistor to ground between the input
and output pins and is controlled by an analog gate voltage. In this work, it is used as a variable
resistance by leaving the output pin floating. The attenuator is DC isolated using an AVX GX03
ultra-low-insertion-loss (less than 0.2 dB up to 16 GHz) 0.1µF capacitor. Fig. 2.11(a) and Fig.
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2.11(b) show the top and bottom views of the fabricated PCB, respectively. It occupies 4.88cm ×
6.4cm x 0.66cm of space, enabling the development of compact full-duplex wireless radios. Such
a compact and co-located antenna pair cannot be used in a half-duplex MIMO setting to achieve
similar doubling of capacity as the spacing between the antennas is much smaller than the Rayleigh
spacing required for reasonable link distances [44].
2.3.2 60 GHz On-Chip Implementation
Fig. 2.12 presents a method for the on-chip implementation of the SIC technique with on-chip slot
loop antennas. The cross-section of the chip-antenna integration is shown in Fig. 2.12(a). The lossy
Si substrate and CMOS back-end-of-line (BEOL) limitations pose challenges for the integration of
high-gain, high-efficiency and wideband antennas. Since CMOS BEOL thickness (distance between
top and bottom metal layers) is typically less than 10µm, shielding the antenna from the lossy
substrate results in current-based antennas radiating from the top with low efficiency [55,56]. High-
efficiency voltage-based antennas such as slot antennas with a quartz lens [57] or superstrate above
the IC [58] can be implemented on chip but they suffer from bandwidth limitations. Therefore,
we propose thinning the substrate down to 50µm and taking the radiation from the bottom. The
chip containing the antennas as well as a mm-wave transceiver can be mounted on a PCB with
r =
√
airSi ≈3.45 and λ/4 thickness using a non-conductive epoxy or superglue (r ≈3.5 for
both) which can be as thin as ≈50µm. Thus, the wave impedance in Si is matched to the wave
impedance in the air, improving the antenna efficiency.
Slot loop antennas have several other advantages which make them favorable for on-chip integra-
tion. First, slot antennas help to meet the stringent CMOS metal density requirements, especially
for the topmost metal, in the vicinity of the antennas. Additionally, slot loop antennas can be
easily interfaced to the front-end circuits through coplanar waveguide (CPW) lines, which are the
workhorses of mm-wave integrated circuit design as they easily satisfy metal density rules and
provide good isolation between signal traces.
Fig. 2.12(b), Fig. 2.12(c) and Fig. 2.13 depict a 60 GHz case study of the proposed SIC tech-
nique in the IBM 45 nm SOI CMOS process. The process offers 11 metal layers (Fig. 2.12(c)),
including a 2.1µm topmost aluminum layer (LB) in which the TX and RX antennas are imple-
mented for high efficiency. The antennas are fed using conductor-backed CPW lines in LB with
CHAPTER 2. POLARIZATION-BASED ANTENNA CANCELLATION 31
Figure 2.12: On-chip implementation of the mm-wave slot loop T/R antenna pair with the proposed
reconfigurable wideband polarization-based antenna cancellation technique: (a) Cross-section of the
proposed chip-PCB integration, (b) A 60 GHz implementation in IBM 45 nm SOI CMOS, (c) IBM
45 nm SOI CMOS BEOL cross-section.
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Figure 2.13: 60 GHz on-chip antenna cancellation simulations: required and synthesized admit-
tance, and resultant SI suppression.
an M1-M3 bottom ground stack and M1-LB side grounds. The ground layer is removed under the
antennas. The 60 GHz T/R antenna core is simulated in IE3D with a 650µm Rogers 4350B super-
strate layer assuming the epoxy thickness of 50µm. Fig. 2.13 shows the simulated required and
synthesized conductance and susceptance across frequency. A T/R isolation of more than 50 dB
is achieved over 10 GHz bandwidth in simulation, completely covering the 60 GHz IEEE 802.11ad
standard (57.24-65.88 GHz). The broadside TX and RX antenna gains are simulated without SIC
as 0.15 dB with 25% efficiency and -0.45 dB with 22% efficiency, respectively.
2.3.3 60 GHz Implementation using on-PCB antennas
A 60 GHz prototype of the same technique was implemented using on-PCB antennas and its per-
formance was verified in [45, 59], demonstrating that the proposed technique can be readily scaled
up in frequency. The reflective termination was implemented on the chip using a variable resistor
implemented as a deep-triode NFET, a variable capacitor implemented as an inversion-mode NFET
varactor bank, and a shunt transmission line. Further details on this implementation is presented
in Chapter 3.
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Figure 2.14: Small-signal measurement setup in the anechoic chamber: (a) without reflector, (b)
with a nearby aluminum reflector.
2.4 Measurements
2.4.1 5 GHz Antenna Cancellation Measurements
Small-signal measurements of the 5 GHz antenna pair were performed in a mini-anechoic chamber
from 4.2 GHz to 5 GHz using an Anritsu 37397E Lightning VNA. Fig. 2.14(a) shows the measure-
ment setup in the anechoic chamber. Fig. 2.15 shows the measured return loss at the TX and RX
ports. The TX and RX port are matched well, S11 <-10 dB, from 4.4 GHz to 5 GHz with and with-
out SIC. Measured TX-to-RX isolation is shown in Fig. 2.16(a). To start with, a reference antenna
pair consisting of only cross-polarized T/R antennas (i.e., without the AUX port) is characterized
and its TX-to-RX isolation is -24±1 dB from 4.4 GHz to 4.8 GHz. The measurements with SIC are
compared to this curve to deduce the improvement in SI suppression. The diode and attenuator
voltages (VCV and VCA) are set to 7 V and 1.5 V, respectively, to engage the SIC and a TX-to-RX
isolation less than -50 dB from 4.45 GHz to 4.75 GHz is achieved. The antenna cancellation (i.e.
improvement in TX-to-RX isolation) is higher than 20 dB from 4.4 GHz to 4.8 GHz as shown in
Fig. 2.16(b). As can be seen, the measured TX-to-RX isolation with SIC compares well with the
simulation. The slight shift in frequency from simulations can be attributed to modeling inaccuracy
of the component packages as well as parasitics due to the soldering.
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Figure 2.15: Measured and simulated (a) S11 (TX port return loss) and (b) S22 (RX port return
loss) of the antenna pair.
Figure 2.16: (a) Measured S21 with and without SIC in the anechoic chamber. (b) Achieved SIC
amount across frequency. Bringing an aluminum reflector close to the antenna pair degrades the
cancellation, but it can be recovered by reconfiguring the canceller settings.
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Figure 2.17: Effect of SIC on broadside TX and RX antenna gain.
The effect of nearby reflectors on the SIC is tested using the setup shown in Fig. 2.14(b). An
aluminum reflector was placed 5 cm away from the antenna pair while SIC was active with 7 V
and 1.5 V diode and attenuator control voltages, respectively. As can be seen in Fig. 2.16(a), the
reflector degrades the overall TX-to-RX isolation by 4-16 dB in the 4.4-4.8 GHz range. The reflector
creates another coupling path from TX to RX and as a result, the required ΓL for SIC changes.
However, we can recover the SIC by reconfiguring the variable capacitance and resistance values by
changing the diode and attenuator control voltages to VCV = 8 V and VCA = 1.25 V, respectively.
A T/R isolation less than 50 dB over 360 MHz bandwidth, as high as before over a wider frequency
range (Fig. 2.16(a)-(b)), is achieved after reconfiguring the reflective termination.
The TX and RX antenna gains are measured in the broadside direction. First, the TX antenna
gain without SIC is characterized by the two-antenna method, employing two identical antennas
in each other’s far-field. The measured TX antenna is used as a reference antenna to measure the
TX antenna gain with SIC as well as the RX antenna gain with and without SIC. The measured
broadside antenna gains with and without SIC are given in Fig. 2.17. The RX antenna gain
degradation is essentially similar to the noise figure penalty associated with RF cancellers, while
the TX antenna gain degradation is similar to the TX efficiency penalty of RF cancellers. SIC
changes the RX antenna gain by ±1 dB from 4.4 to 4.7 GHz. The change in TX gain is less than
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Figure 2.18: Block diagram of the full-duplex transceiver built using off-the-shelf components.
Figure 2.19: (a) Cancellation of a 50 Mbps BPSK signal in a lab environment using the full-duplex
transceiver of Fig. 2.18 and (b) impact of digital SIC implemented in Matlab on the remaining SI
in the time domain.
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Table 2.1: Comparison with Recent SI Suppression Techniques in the Antenna Domain
TX-RX Suppression TX RX Form
Ref. Frequency Isolation BW Reconfigurable Gain Gain Factor
(GHz) (dB) (MHz) (dBi) (dBi) cm×cm×cm
This
Work
4.6 50 300 2.7 1.5 Yes 4.9×6.4×0.7
[52] 3.3 30-35 10 Yes# N/R N/R N/R
[26] 3.47 40 55 Yes# N/R N/R N/R
[24] 1.7 40 2000 No 3 3 20×23×4
# Reconfigurability is not demonstrated in simulation or measurement.
N/R: Not Reported
0.3 dB from 4.55 GHz to 4.8 GHz and it improves below 4.55 GHz, increasing to 1.5 dB improvement
at 4.4 GHz.
2.4.2 Measurements from a Full-Duplex Transceiver Employing the T/R An-
tenna Pair
Fig. 2.18 shows the block diagram of the full-duplex transceiver built using off-the-shelf components
and employing the 5 GHz antenna pair. The TX chain includes an Agilent 3350B arbitrary waveform
generator, a power splitter to feed the same 23-bits PRBS sequence to I and Q channels, resulting
in BPSK modulation, TI TRF37017 direct I-Q modulator and two cascaded Minicircuits ZX60-
14012L amplifiers driving the TX antenna. The receiver consists of two cascaded Minicircuits
ZX60-14012L amplifiers as an LNA, a Minicircuits ZX10R-14 I/Q splitter and Minicircuits ZX05-
153 down-conversion mixers. The transmitter and receiver share the same LO (Anritsu MG3697C
signal generator) for reducing the impact of phase noise on the SIC [60]. The receiver side LO
distribution also uses a Pasternack PE8245 phase shifter for calibrating I/Q mismatch.
The transmitter output power is measured as 11.1 dBm by applying 10 MHz continuous wave
to the I/Q modulator for 5 dBm LO input. The cancellation of 50 Mbps BPSK signal in a lab
environment is shown in Fig. 2.19 (a). The average T/R isolation is 45.1 dB over 4.45-4.75 GHz
CHAPTER 2. POLARIZATION-BASED ANTENNA CANCELLATION 38
once antenna cancellation is enabled. The remaining SI at the receiver output is digitized using an
Agilent InfiniiVision MS07054A oscilloscope, essentially an 8-bit 2GSPS ADC. Digital cancellation
is performed on the digitized remaining SI using an adaptive LMS filter with 5-taps and a step size
of µ=0.1 in MATLAB (after adding a 44 samples delay compensation). Fig. 2.19 (b) shows the
time domain waveforms before and after digital cancellation. An average 24 dB digital cancellation
is achieved, bringing total SIC to approximately 70 dB. An additional 37 dB cancellation is needed
to suppress the SI below the receiver noise floor and can be achieved through RF, analog baseband
or improved digital cancellation.
2.5 Summary
This chapter presented a reconfigurable polarization based cancellation technique in the antenna
domain for same-channel full-duplex applications. The technique is verified by a 4.6 GHz prototype
achieving more than 20 dB SIC over 400 MHz. The total SI suppression with cross-polarization
and SIC is more than 50 dB over 300 MHz bandwidth. The SIC is reconfigurable to combat the
environmental reflections which are unpredictable during the design process and can vary in-field.
This work achieves at least 4× better fractional SIC bandwidth at 10 dB higher isolation compared
to the other reconfigurable antenna cancellation works in Table 2.1. It is also the only work
to experimentally demonstrate reconfiguration to maintain SIC in the presence of environmental
changes. [24] is able to achieve superior suppression BW but at a lower suppression and does
not possess reconfigurability features which are essential for supporting a robust full-duplex link.
The technique can be readily scaled up in frequency and be implemented on-chip at mm-Wave
frequencies. A 60 GHz on-chip implementation method is proposed and provides more than 50 dB
SI suppression over 10 GHz BW in simulation. A 60 GHz implementation with on-PCB antennas
will be described in the next chapter, enabling mm-Wave full-duplex operation for the first time.
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Chapter 3
A 60GHz CMOS Transceiver with
Polarization-Based Antenna and RF
Cancellation
When combined with full-duplex operation, mm-wave links can offer wide BWs with improved
spectral efficiency, a step toward delivering the tremendous increase in capacity demanded by
emerging wireless standards. However, as discussed in Chapter 1, the fundamental challenge in
achieving FD operation is the strong self-interference from the transmitter to its own receiver. A
total self-interference suppression of 90-100 dB must be achieved in antenna, RF/analog and digital
domains to enable FD operation. Recently, the feasibility of full-duplex has been established
through laboratory bench-top demonstrations leveraging off-the-shelf components [34]. However,
research efforts on fully-integrated full-duplex transceivers are still in their infancy, even at low RF
frequencies.
This chapter presents the first fully-integrated mm-wave full-duplex transceiver front-end, a
60 GHz direct-conversion transceiver in 45 nm SOI CMOS for FD wireless communication. Full-
duplex operation is enabled by the novel polarization-based antenna cancellation technique dis-
cussed in the previous chapter. The antenna cancellation can be reconfigured from the IC to
combat the variable self-interference scattering from the environment during in-field operation. A
second RF cancellation path with >30 dB gain control and >360◦ phase control from the trans-
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Figure 3.1: 60 GHz fully-integrated full-duplex transceiver architecture featuring polarization-based
reconfigurable wideband antenna cancellation and RF cancellation.
mitter output to the LNA output further suppresses the residual SI to achieve the high levels of
required SIC. With antenna and RF cancellation together, a total self-interference suppression of
>70 dB is achieved over a cancellation bandwidth of 1 GHz and can be maintained in the presence
of nearby reflectors. In conjunction with digital SIC implemented in MATLAB, a full-duplex link is
demonstrated over 0.7 m with a signal-to-interference-noise-and-distortion ratio (SINDR) of 7.2 dB.
A detailed discussion of the 60GHz FD transceiver with a focus on system level analysis,
antenna-cancellation trade-off discussions, circuit descriptions, simulations and measurements is
presented in the rest of this chapter.
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3.1 Millimeter-wave Full-Duplex System Analysis
3.1.1 Architecture
The 60 GHz full-duplex transceiver architecture is shown in Fig. 3.1. It is a direct conversion BPSK1
transceiver consisting of five main parts: on-PCB T/R antenna pair with polarization-based antenna
cancellation, transmitter, receiver, the second RF canceller and LO distribution. The antenna pair
is based on cross-polarized slot loop antennas and a high-order on-chip termination is embedded
within the antenna pair to enable antenna cancellation. It will be explained later in Section 3.2. In
the transmitter, baseband non-return-to-zero (NRZ) data is applied to an inverter-chain data buffer
driving a BPSK modulator, directly modulating the LO signal. A transformer balun and a 3-bit
reflective-type attenuator are included after the BPSK modulator for differential to single-ended
conversion and transmitter power control. A two-stage, two-stacked Class-E-like PA constitutes
the final stage of the transmitter to achieve a high output power with high efficiency. The receiver
consists of a two-stage, high-gain, low-noise amplifier (LNA) driving a Wilkinson combiner that
injects the cancellation signal from the RF canceller, an RF amplifier followed by a 2-bit attenuator,
a Wilkinson-based I/Q splitter, I/Q down-conversion mixers and two-stage baseband amplifiers.
An 18 dB coupler is integrated as the first block in the second RF canceller to couple a small copy
of the transmit signal from the PA output. The TX copy is fed into an attenuator with 16 dB range
driving an RF amplifier, followed by a reflection-type phase shifter (RTPS) with >180 ◦ analog
phase-control range and a 0◦ /180◦ phase-inverting amplifier (PIA). Finally, the RF cancellation
signal is injected into the receiver at the LNA output through another 16 dB attenuator and the
aforementioned Wilkinson combiner.
LO distribution includes a balanced frequency doubler to allow a 30 GHz LO signal from off-
chip. The LO signal is split after the frequency doubler and shared between the RX and TX to
keep phase noise highly correlated between the TX and RX, reducing its impact on SIC [60, 61].
Circuit implementations of the transceiver blocks are presented in Section 2.3.
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Figure 3.2: Simplified full-duplex transceiver block diagram with polarization-based antenna, RF
and digital cancellation.
3.1.2 Full-duplex System Considerations
In this subsection, the system-level design trade-offs are discussed in detail. All the equations will
be in dB-scale except if otherwise mentioned. Fig. 3.2 depicts the simplified transceiver block
diagram used for system-level analysis, including the antenna, second RF and digital cancellation.
The TX signal at the transmitter output consists of the main TX signal (PTX), TX non-linear
distortions (PTX,dis) and TX noise (PTX,n). SI arises due to the inherent coupling at the antenna
interface as well as environmental reflections. In the analysis, CT/R represents the net coupling
from the transmitter to the receiver at the antenna interface, inclusive of the inherent coupling,
environmental reflections and any antenna SIC that is achieved. As discussed in Chapter 1, a
total SI suppression of PTX -Pnoise+6 dB is required to suppress the main TX signal below the RX
input-referred noise floor (Pnoise=-174dBm/Hz+10log(BW )+NFRX,tot), assuming a 6 dB margin.
Assuming RX and TX antenna gains of GANT , an RX BW of 2.16 GHz (specified in IEEE
802.11ad standard), a typical RX NF of NFRX,tot =5 dB and BPSK modulation with a required
1A BPSK modulator was included in the transmitter for simplicity, but can easily be replaced with an I/Q
modulator to support full-duplex links with QAM and other complex modulation formats.
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bit error rate of BER=10−6 (requiring SNRout=12 dB), the link budget can be calculated as2
PTX + 2GANT + LFS > −174dBm/Hz + 10log(BW ) +NFRX,tot + SNRout + LM , (3.1)
where LFS is the free space path loss and LM is the link margin for the implementation and antenna
alignment losses. Assuming LM=10 dB, a link budget of PTX+2GANT>20 dBm is required to
achieve a 2 m long full-duplex wireless link (LFS=74 dB). The required total SIC and link budget
are both a function of PTX . A higher PTX is desirable for reducing the BER or extending the
link distance whereas a lower PTX demands less SIC, resulting in a trade-off between the link
budget and SIC. On the other hand, a higher antenna gain relaxes not only the PTX but also the
total SIC requirement3. For a state-of-the-art 60 GHz transmitter output power of 10-15 dBm, a
GANT of 5-2.5 dBi is required, precluding the use of on-chip antennas. Hence on-PCB antennas
are used in this work. For PTX=+14 dBm (and GANT=3dBi), a total SI suppression of 14 dBm-(-
174 dBm/Hz+10log(2.16 GHz)+5 dB)+6 dB=96 dB must be achieved.
An interesting question is how to distribute this 96 dB SIC along the receiver chain. At mm-
waves, high-speed high-resolution ADCs form a power consumption bottleneck in the system. Con-
sidering the system in Fig. 3.2, the required ADC dynamic range can be expressed as
DRADC = 96dB + CT/R − SICRF = 6× (ENOB − 2) , (3.2)
where ENOB is the effective number of bits. According to (3.2), it is essential to achieve a high
SIC in the antenna and RF cancellers to relax the ADC dynamic range requirement. To allow an
8-bit ADC, the antenna and second RF canceller must provide more than 60 dB SI suppression.
The antenna and RF cancellers in Fig. 3.2 take a copy of not only the main TX signal but also
the TX distortion and noise. The TX distortion and noise are weak compared to the main TX
signal and are easily suppressed below the receiver noise floor by the antenna and RF cancellers.
Therefore, we will neglect them in the system level analysis. However, the RX chain and RF
canceller might introduce non-linear distortions on the TX signal which require careful treatment.
All these non-linear distortions can be cancelled in the digital domain since they are predictable [34],
2Assuming the SI is suppressed well below Pnoise. Note also that NFRX,tot includes the degradation due to SIC.
3This assumes that the environmental reflections are weak compared to the SI through the antenna interface,
verified by the measurements.
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but this can be more challenging and power inefficient at mm-wave due to the wide BW. Hence,
in Fig. 3.2, we assume that the antenna interface should suppress the SI at the LNA input so that
third-order inter-modulation products (IM3) generated by the LNA fall below the noise floor. The
resultant LNA IIP3 requirement (IIP3,LNA) is given as
IIP3,LNA =
3(PTX + CT/R)− Pnoise − 3
2
. (3.3)
Equation (3.3) indicates that a higher suppression at the antenna interface relaxes the LNA linearity
requirement. This work achieves more than 50 dB suppression in the antenna canceller as will be
presented in Section 3.2, so that an IIP3,LNA less than -17.5 dBm is required for NFRX,tot=5 dB,
BW=2.16 GHz and PTX=+14 dBm.
The RF canceller further suppresses the SI in the receiver chain so that IM3 products generated
by the rest of the receiver (the RF VGA, mixer and baseband circuits) fall below the noise floor as
well. The linearity requirement for the rest of the receiver (IIP3,RRX) can be written as
IIP3,RRX =
3(PTX + CT/R − SICRF )− Pnoise − 3
2
+GLNA + LWLK , (3.4)
where SICRF is the SIC amount achieved by the second RF canceller, GLNA is the LNA gain and
LWLK is the loss of the Wilkinson combiner. For PTX=+14 dBm, CT/R=-50 dB, SICRF=20 dB,
Pnoise=-76 dBm, GLNA=18 dB and LWLK=4 dB, the required IIP3,RRX becomes -25.5 dBm. More
antenna and RF SIC are essential to reduce the linearity requirement of the whole RX chain.
Similar to the RX, the RF canceller requires careful design since it should not degrade RX NF or
generate large inter-modulation products. As discussed earlier, we would like to keep IM3 products
generated by the RF canceller below the RX noise floor. In this case, the IIP3 requirement on the
RF canceller in Fig. 3.2 can be expressed as
IIP3,RFSIC =
3PTX − Pnoise − 3 + CT/R + 2CTX
2
, (3.5)
where CTX is the TX-side coupling. For PTX=+14 dBm, CT/R=-50 dB, Pnoise=-76 dBm and
CTX=-18 dB (based on the implementation), IIP3,RFSIC should be higher than +14.5 dBm. The
RF canceller gain (GRF,SIC) should be equal to CT/R+GLNA-CTX for perfect cancellation. Us-
ing GLNA=18 dB, Fig. 3.3 compares three different configurations for the RF canceller imple-
mentation (GRF,SIC=-14dB), and shows the IP1dB requirements for each stage to achieve an
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Figure 3.3: RF canceller linearity and noise figure considerations: Placing all the attenuation at
the front (configuration-1) relaxes the linearity requirement of the amplifiers. To reduce the RX
NF degradation, all the attenuation should be placed at the end (configuration-2). Attenuation
may be distributed at the front and end to trade-off the RF canceller linearity and NF, resulting in
a negligible RX noise floor increase due to the RF canceller noise and IM3 products (configuration
3). In each case, the required 1 dB compression point at the input of each stage to maintain an
overall RF canceller IIP3 of +14.5 dBm and the overall RF canceller NF are computed and shown.
CHAPTER 3. A 60GHZ CMOS TRANSCEIVER WITH POLARIZATION-BASED ANTENNA
AND RF CANCELLATION 46
Figure 3.4: Required IIP3 for the RF canceller versus CT/R to keep the generated IM3 products
below the receiver noise floor and NFRX,tot for the three different RF canceller configurations.
IIP3,RFSIC=14.5 dBm as well as the overall achieved NF in the RF canceller. Assuming an RF
amplifier with 12 dB gain and 3 dB NF, an RTPS with 8 dB loss and a PIA with 8 dB gain and 4 dB
NF (all based on the implementation), 26 dB attenuation is required, which can be distributed in
the chain in various ways. A high attenuation at the front (configuration-1) is essential to relax the
linearity requirement on the succeeding blocks, especially the amplifier and PIA, whereas attenu-
ation at the end (configuration-2) reduces the canceller NF. Splitting the attenuation at the front
and end trades off linearity and noise performance in the RF canceller (configuration-3). Assuming
the NF of the RF canceller is NFRF,SIC , the total NF of the RX (NFRX,tot) can be written in
linear scale as [62]




Fig. 3.4 presents NFRX,tot and IIP3,RFSIC versus CT/R for the three different configurations in
Fig. 3.3. To plot NFRX,tot in Fig. 3.4, the required attenuation GATT and corresponding NRF,SIC
are recalculated as CT/R changes. NFRX is assumed to be 5 dB. It should be noted that the three
configurations converge to each other as expected for high CT/R or for GATT=0dB. A lower CT/R
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Figure 3.5: Received signal, SI, RX noise floor and SI IM3 products generated in the RX (with
and without antenna and RF SIC) are tracked through the receiver chain for PTX=+14 dBm,
CT/R=-44 dB without ANT SIC, ANT SIC of 14 dB and RF SIC of 20 dB. BW is assumed to be
2.16 GHz and NFRX,tot is assumed to be 5 dB. Without ANT and RF SIC, the TX leakage (SI)
and its IM3 products generated along the RX mask the desired signal. SIC suppresses the SI so
that IM3 products are suppressed below the RX noise floor. Additional cancellation of the main
SI is required and can be achieved in the digital domain.
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Figure 3.6: Polarization-based reconfigurable self interference cancellation: (a) T/R antenna pairs
with orthogonal polarizations are employed to increase initial isolation. An auxiliary port co-
polarized with the TX antenna is introduced on the RX antenna and terminated with a reconfig-
urable reflective termination to perform SIC. (b) Co-polarized and cross-polarized slot-loop T/R
antenna pairs at 60GHz based on the dimensions and PCB cross-section shown in Fig. 7 (image
taken from a layout in IE3D, a Method-of-Moments-based EM simulator) and comparison of their
T/R isolation.
reduces not only the linearity requirement of the RF canceller but also the RX NF degradation
so that an RF canceller configuration with a higher NF can be tolerated. As a result, at CT/R=-
50 dB, configuration-3 is as good as configuration-2 from a noise perspective and does not increase
NFRX,tot. Therefore, in this work, the attenuation is distributed at the front and back of the RF
canceller (configuration-3), resulting in negligible degradation in the RX noise floor due to the
canceller noise and IM3 products. Based on these concepts and assuming a PTX of +14 dBm, a
CT/R of -44 dB without antenna SIC, an antenna SIC of 14 dB and RF SIC of 20 dB (based on the
measurements in Section 3.4) as well as a BW of 2.16 GHz and NFRX,tot of 5dB, Fig. 3.5 tracks
the SI, desired signal at the sensitivity level, RX noise floor and SI IM3 products generated in the
RX along the chain for this design. The contribution of the RF canceller noise and IM3 products
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are not shown because the aforementioned design principles ensure that they contribute negligibly.
In reality, as mentioned earlier in Chapter 2, SI also arises from mechanisms other than the in-
herent coupling, such as environmental reflections and on-chip coupling. Environmental reflections
are unknown at the design time and change during in-field operation. Therefore, the antenna and
RF cancellers should be reconfigurable to combat environmental reflections and thus enable robust
full-duplex operation. The receiver and transmitter are placed as far from each other as possible in
the layout to reduce the on-chip coupling. Other than separating the TX and RX chains, conductor-
backed CPW lines with side grounds are used to implement matching networks and interface the
blocks, further reducing the on-chip coupling. Our measurements show that net coupling refer-
enced between the TX output and RX input is lower than 78 dB over 57-66 GHz, weaker than the
measured pre-digital SI suppression and hence not a significant concern.
3.2 Polarization-Based Reconfigurable Wideband Antenna Can-
cellation
The polarization-based SI cancellation technique in the antenna domain is shown in Fig. 3.6(a).
Discussion of this technique will be significantly streamlined in this section as a detailed analysis
is provided in Chapter 2. First, cross-polarized TX and RX antennas are employed to improve the
initial isolation between the TX output and RX input. This increases the TX-to-RX isolation from
12-22 dB to 32-36 dB over 54-66 GHz (Fig. 3.6(b)). These simulations are for rectangular slot-loop
antennas in a PCB cross-section that is described later in this section.
To improve the TX-to-RX isolation further and combat the scattering from environment, an
auxiliary (AUX) port co-polarized with the TX antenna is introduced on the RX antenna. As
depicted in Fig. 3.6(a), the auxiliary port creates an indirect path from the TX output to the RX
input. The indirect path represents the cancellation signal which first couples to the auxiliary port,
then reflects from a reflective on-chip reconfigurable termination and eventually couples into the
receiver input to cancel the SI from the direct path. Assuming that the RX port is matched, the






1− S33ΓL , (3.7)
where S21, S31, S23 and S33 are the S-parameters of the 3-port antenna structure including pi-type
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Figure 3.7: Polarization-based reconfigurable wideband antenna SIC: 3-D implementation view
showing antenna and PCB dimensions and cross-section.
PCB-to-chip transitions formed by on-chip pad capacitance, wirebond inductance and on-PCB pad
capacitance (ports 1, 2 and 3 are TXout, RXin and auxiliary ports, respectively), a1 is the incident
power wave at TXout, b2 is the outgoing power wave at RXin and ΓL is the reflection coefficient of
the variable on-chip termination. The direct (first) and indirect path (second) terms in (3.7) must
be set equal in magnitude and 180◦ out of phase to achieve perfect SIC (CT/R=-∞ dB).
A detailed algorithmic design methodology for the polarization-based antenna cancellation tech-
nique is already described in Chapter 2. Therefore, the design procedure is briefly outlined in this
section. First, the 60 GHz T/R antenna pair is designed and simulated in IE3D, a Method-of-
Moments-based EM simulator [1]. The T/R antennas are implemented as rectangular slot loop
antennas on Rogers 4350B because of their higher bandwidth. The TX and RX antennas are co-
located to ensure a small-form factor and allow potential scaling of the technique to arrays and
MIMO. Such a compact and co-located antenna pair cannot be used to double the capacity in a
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Figure 3.8: (a) Schematic diagram of the implemented fully-integrated reconfigurable parallel-RLC
reflective termination, (b) comparison of synthesized conductance and susceptance to the required
values across frequency for perfect SIC, and (c) resultant antenna cancellation.
CHAPTER 3. A 60GHZ CMOS TRANSCEIVER WITH POLARIZATION-BASED ANTENNA
AND RF CANCELLATION 52
half-duplex MIMO scenario since the antenna spacing is much smaller than the required Rayleigh
spacings for reasonable link distances (5 cm for a 1 m link at 60 GHz), causing correlation between
the MIMO paths. In other words, the proposed antenna pair does not steal any resources from
MIMO and can be used to design full-duplex MIMO radios, further improving the capacity offered
by MIMO. Fig. 3.7 shows the antenna dimensions and the 4-layer PCB cross-section. The TX
and RX antennas are implemented on the top copper layer of a 4 mils Rogers 4350B (r=3.48,
tan(δ)=0.0037 at 10 GHz) material. A 20 mils Rogers 4350B layer is used underneath to increase
the directivity on the backside.




, is calculated across frequency where ΓL,req=−S21/(S23S31 − S21S33) from (3.7). Fig.
3.8(b) shows the simulated required conductance (GL,req) and susceptance (BL,req) to achieve per-
fect SIC across frequency. As discussed in Chapter 2, a higher-order reflective termination provides
more degrees of freedom to replicate the required conductance, susceptance and their slopes at
more frequencies. This work employs a programmable parallel RLC termination with variable R,
variable C and fixed L. The variable C and fixed L synthesize both magnitude and slope of BL,req
at one frequency. L is set to replicate the slope of BL,req dictated by the EM simulation of the
T/R antenna structure. The variable R in parallel can synthesize arbitrary GL,req but would result
in a slope of GL,synth that is zero. We ensure that the required slope of GL,req is also zero by
using the length of the transmission lines feeding the antennas as another degree of freedom. Fig.
3.8(a) shows the synthesized GL,synth and BL,synth to achieve wideband SIC. In this simulation,
finite quality factors of the L and C cause slight frequency dependency in GL,req. As shown in Fig.
3.8(b), an SI suppression more than 50 dB is achieved over 8 GHz bandwidth in simulation. Ac-
cording to our EM simulation, a similar isolation could also be achieved separating cross-polarized
TX and RX antennas by 5 cm, clearly not a compact solution. As mentioned earlier, this separation
is of the order of the Rayleigh separation for a 1 m 60 GHz MIMO link, implying that such an ap-
proach would steal resources from a potential MIMO implementation. This wideband cancellation
corresponds to a fractional bandwidth of 13.5%, vastly superior to prior antenna [25, 26] and RF
cancellation works [28–31]. This is a direct result of the use of a higher-order termination and the
replication of the magnitudes and slopes of GL,req and BL,req. This high fractional bandwidth is
also a consequence of the fact that this cancellation technique is contained within the antenna pair
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itself. Essentially the antenna cancellation technique embeds the functionalities of the TX and RX
side couplers within the antennas, resulting in main and auxiliary paths that are very close to each
other in nature and transfer function, enhancing cancellation bandwidth. The reconfigurable nature
of the termination enables the cancellation to be maintained in the face of varying environmental
reflections, as will be experimentally demonstrated in Section 2.4.
The simulated TX and RX radiation patterns at 60 GHz with and without SIC are shown in
Fig. 3.9. The simulated TX antenna gain is 4.5 dB without SIC in the broadside direction and
degrades by 1.1 dB with SIC. The effect of SIC on TX antenna gain varies with the elevation angle
θ and is plotted in Fig. 3.10 for Φ=0◦ and Φ=90◦. The maximum degradation in the TX pattern
is 1.1 dB at around θ=0◦. The variation in the TX antenna gain occurs as a result of the radiation
of the coupled TX signal at the auxiliary port from the RX antenna. This indirect radiation
from the RX antenna interferes with the main radiation from the TX antenna in the far-field.
This mechanism can be modelled as a 2×1 antenna array with non-uniform amplitude excitations
and is analyzed in Chapter 2. Based on the analysis provided in Chapter 2, the theoretical TX
antenna gain degradation, the difference between the antenna gain without SIC and with SIC, is
calculated for this work (using the simulated TX to auxiliary port coupling of 15.4 dB (phase of
25◦), ΓL,synth=0.4∠137◦, and antenna separation d=0.384λ) and compared to the EM simulations
in Fig. 3.10. As can be seen, the simulations compare well with the theory. SIC degrades the RX
antenna gain by 0.18 dB in simulation in the broadside direction. The desired signal arriving in the
desired polarization hitting the antenna splits between the RX and AUX ports due to the finite
axial ratio. The signal at the AUX port reflects from the reflective termination and then couples
into the RX port, interfering with the desired signal at the RX port. The total degradation in the
RX antenna gain due to the introduction of the auxiliary port (due to power splitting between RX
and AUX ports depending on the axial ratio) and SIC (compared to the case with zero reflection
at the AUX port) is theoretically calculated as 0.41 dB based on the analysis in Chapter 2, which
compares well with the simulation.
Further, the noise of the reflective termination due to its resistive part leaks into the RX input,
forming another degradation mechanism for the RX NF. The NF degradation due to the reflective
termination is theoretically calculated as 0.43 dB based on the analysis presented in Chapter 2,
consistent with the simulated value of 0.52 dB.
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Figure 3.9: TX and RX patterns with and without SIC (simulation). The radiation of the coupled
TX signal at the auxiliary port from the RX antenna interferes with the main radiation of the
TX signal in the far-field, affecting TX antenna gain. The received signal going into the AUX
port reflects from the variable termination and then couples into the RX port, interfering with the
desired signal and affecting the RX antenna gain.
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Figure 3.10: Comparison of the simulated TX antenna gain degradation (calculated by subtracting
the antenna gain with SIC from the antenna gain without SIC) to the theoretical degradation based
on the analysis in Chapter 2.
The penalties on the TX and RX antenna gains are similar to the TX efficiency penalty and NF
penalty of RF cancellers and can be reduced by increasing the TX-AUX and RX-AUX isolations,
respectively. The noise leakage from the reflective termination is also similar to the NF penalty of
RF cancellers and can be reduced by increasing the RX-AUX isolation.
3.3 Implementation
3.3.1 Reflective Termination
The circuit diagram of the reflective termination is shown in Fig. 3.11. The variable R is im-
plemented as a 15µm/40nm body-floating NFET operating in the deep triode region, providing
0.14-44 mS conductance at VCR=0-1 V. A shorted transmission line with a length of 120µm is
employed as the shunt L. An inversion-mode NFET varactor bank consisting of 2x16µm/56nm
and 3x16µm/56nm devices serves as the variable capacitance. 56 nm body contacted devices
are preferred over 40 nm body-floating counterparts because of their higher tuning ratio. For a
2x16µm/56nm device, the simulated minimum capacitance is 38fF with a tuning ratio of 1.82, and
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Figure 3.11: Implementation of the reflective termination: variable R and C are implemented as a
deep-triode NFET and an inversion-mode NFET varactor bank, respectively. L is implemented as
a 120µm long shunt transmission line.
the quality factor varies from 27 to 10 when when the control voltage, VCV , is swept from 0 to
1.2 V.
3.3.2 RF Canceller
The 3-port capacitive coupler depicted in Fig. 3.12 takes a small copy of the TX signal to feed into
the RF canceller. It achieves a simulated -18 to -15.5 dB coupling with an insertion loss less than
0.3 dB over 50-70 GHz.
The RF canceller employs a reflective-type attenuator based on a variable shunt resistor imple-
mented as an NFET operating in the deep triode region with VDS=0V for no power consumption
(Fig. 3.13). A 30µm/40nm body-floating NFET provides 6Ω on-resistance at a control voltage of
VC,ATT1=1.2V and achieves 16 dB attenuation range at 60 GHz. VC,ATT1 is applied through a 6kΩ
resistance to make the gate float for AC, reducing the loss at VC,ATT1=0V (0.7 dB at 60 GHz) [63].
A single-stage RF amplifier implemented in stacked topology follows the attenuator (Fig. 3.13).
The stacked topology is chosen to improve the power handling capability by increasing supply
voltage to 2.1 V [64] as well as to achieve higher reverse isolation. A small degeneration inductance
(TL2) is used to ease the input matching. The amplifier, biased at a current density of 0.4 mA/µm,
provides a small-signal gain of 12 dB in simulation.
Fig. 3.14 shows the circuit diagram of the RTPS consisting of a 3 dB quadrature broadside
coupled-line coupler and two identical reflective CLC terminations. Vertically-coupled microstrip
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Figure 3.12: Implementation of the blocks in the RF canceller: 3-port capacitive coupler. All
transmission lines have 50 Ω characteristic impedance.
Figure 3.13: Implementation of the blocks in the RF canceller: Variable gain amplifier consisting of
the 16 dB reflective-type attenuator followed by an RF amplifier. All transmission lines have 50 Ω
characteristic impedance.
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Figure 3.14: Implementation of the blocks in the RF canceller: Reflection-type phase shifter
(RTPS).
lines are implemented using the top two metal layers to reduce the loss. Slow-wave technique (10µm
wide slots separated by 10µm spacing in the ground plane) and asymmetry (4µm offset) between
the coupled lines are introduced in the coupler as additional degrees of freedom to simplify the
design procedure, allowing control of odd and even mode impedances independently, following a
similar procedure described in Appendix A. 4×16µm/56nm inversion-mode NFET varactors are
employed in the reflection termination, resulting in a simulated phase range of 210◦ with a loss
variation of 4.5-8.5 dB at 60 GHz.
The 0/180◦ PIA is derived from the RF amplifier by adding an additional cascode transistor
to commutate the current at the cascode node (Fig. 3.15). The PIA is followed by a vertically
coupled transformer balun. The balanced and unbalanced coils are implemented in a stack of UB
and UA and LB (details are shown in Fig. 3.15). 58 fF capacitors are used in shunt and series
at the balun input and output for matching to 50 Ω. The center-tap is grounded to reduce the
phase imbalance. The simulated phase and amplitude imbalances are less than 1.6◦ and 0.5 dB
over 55-65 GHz, respectively. Another reflective-type attenuator with 16 dB attenuation range is
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Figure 3.15: Implementation of the blocks in the RF canceller: Phase-inverting amplifier (PIA).
All transmission lines have 50 Ω characteristic impedance.
placed after the PIA.
The RF canceller provides 390◦ phase and 32 dB gain control range in simulation. When the
RF canceller is configured as shown in the configuration-3 of Fig. 3.3, the simulated NF and IIP3
of the canceller are 15.1 dB and 14.1 dBm at 60 GHz, respectively, consistent with the system level
analysis.
3.3.3 Transmitter and Receiver
Fig. 3.16(a) depicts the two-stage Class-E-like PA implemented by stacking two 4×16µm/40nm
floating-body devices to increase voltage swing at the load. Device sizes, supply, bias voltages and
gate capacitor values are selected based on the theoretical analysis and considerations described
in [64,65]. A multiplicity-based device layout is used to keep a good balance between fmax and fT .
The PA achieves a simulated saturated output power of +16 dBm with 27.4% PAE at 60 GHz.
The BPSK modulator (Fig. 3.16(b)) is nothing but the PIA described earlier operating in
dynamic mode with a 1.2 V supply. An inverter chain data buffer sized with a fanout of 4 drives
the switching transistor pair whereas the LO signal is applied to the common source device. A
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Figure 3.16: Transmitter implementation: (a) PA, and (b) BPSK modulator followed by the 3-bit
attenuator. All transmission lines have 50 Ω characteristic impedance.
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3-bit attenuator consisting of shunt NFET resistors is included at the BPSK modulator output for
transmitter power control.
The LNA is implemented using two inductively-degenerated cascode stages, shown in Fig.
3.17(a). Each stage is biased at a current density of ≈0.25 mA/µm for minimum NF. A simulated
gain and noise figure of 18.5 dB and 2.6 dB are achieved at 60 GHz, respectively. The simulated
IIP3,LNA is -10 dBm, consistent with the system level analysis. The VGA implementation consists
of a 2-bit attenuator similar to the one used at the BPSK modulator output and an RF amplifier
similar to the one in the RF canceller but with a reduced supply voltage of 1.2 V. The I/Q down-
conversion mixers are designed using a half-Gilbert cell topology with current-stealing to improve
the conversion gain and to reduce the noise from the switching pair as well as the required LO
power [66] (Fig. 3.17(b)). Similar to the LNA first stage, the trans-conductance stage of the mixer
is designed for minimum noise figure (inductive degeneration and current density of ≈0.25 mA/µm).
The current stealing shunt transmission line TL2 steals one-third of the DC current (2mA out of
6mA) and resonates the parasitic capacitance at the drain of the common source device. Fig.
3.17(c) shows the circuit diagram of the baseband amplifier consisting of a simple differential pair
first stage and an open-drain last stage to ease interfacing with measurement equipments. 5-bit
NFET resistance bank is included in the first stage for gain control. The IIP3 of the VGA, I/Q
mixers and baseband amplifiers is simulated as -14.9 dBm in the highest gain setting, significantly
larger than the IIP3,RRX calculated in the system level analysis.
The amplifiers and attenuators in the RF canceller and BPSK modulator are reused for the LO
distribution, and a simple balanced frequency doubler is included at the input. The LO path can
deliver up to 7 dBm in simulation to the BPSK modulator and IQ down-conversion mixers.
3.4 Measurements
The transceiver IC is fabricated in an IBM 45 nm SOI CMOS process which has an fmax of
≈250 GHz for 40 nm floating-body devices [64, 67] and an 11-metal back-end. Fig. 3.18 shows
a micro-photograph of the full-duplex transceiver IC and occupies an area of 1.3 mm×3.4 mm.
Internal pads are placed at the doubler output, PA input and RX VGA output to evaluate the
performance of some key sub-blocks separately. A transceiver chip is laser trimmed to create an
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Figure 3.17: Receiver implementation: (a) LNA, (b) current-stealing single-balanced mixer, and
(c) baseband amplifier.
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Figure 3.18: Chip microphotograph of the 60 GHz 45 nm SOI CMOS fully-integrated full-duplex
transceiver IC.
LNA, Wilkinson and RX VGA break-out, an RF canceller and a PA break-out whose test results
will be presented next.
3.4.1 Break-out Measurements
The LNA-Wilkinson-VGA break-out is tested through RF probing using a chip-on-board based
setup while the cancellation path is powered on with the lowest attenuation (highest gain) setting,
presenting ≈50 Ω at the third Wilkinson port (Fig. 3.19(a)). The connection of the VGA to
the Wilkinson-based I/Q splitter is laser-trimmed to eliminate its loading. Fig. 3.19(b) shows
the measured S-parameters of the LNA-Wilkinson-VGA break-out. The measured peak gain is
23.6 dB at 62.5 GHz with 5.6 dB gain control across 2 bits. The measured results agree well with
the simulations, with a 2.5 GHz upward shift which is attributed to overestimation of capacitive
parasitics at the design time as well as BEOL process variations.
The RF canceller phase and gain control range are evaluated from the TX output pad to the
internal pad at the RX VGA output while the LNA and PA are powered on (Fig. 3.20(a)). Small-
signal measurements of the RF canceller break-out, shown in Fig. 3.20(b) along with simulated
results as dashed lines, display a peak gain of 1.8 dB at 59 GHz for an RTPS phase control voltage of
VC,PH=0V and attenuator control voltages of VC,ATT1=VC,ATT2=0V. An analog gain control range
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Figure 3.19: (a) Measurement setup, (b) measured and simulated S-parameters of the LNA, Wilkin-
son and VGA break-out through an internal test pad. The VGA provides 5.6 dB gain control across
2-bits .
of 28 dB is achieved by varying VC,ATT1 and VC,ATT2 from 0 to 0.8V (32 dB gain range by varying
VC,ATT1=VC,ATT2 up to 1.2V). Fig. 3.20(c) shows the RTPS phase range and loss variation with
VC,PH at 60 GHz at the minimum attenuation setting of the RF canceller, VC,ATT1=VC,ATT2=0V.
The RTPS provides 206◦ analog phase range with 15 dB loss variation. The measured RTPS phase
range compares well with the simulation and the discrepancy between the simulated and measured
loss variation is attributed to an asymmetry in the layout which causes destructive interference.
The large loss variation across RTPS settings is not a significant concern in this case, since the
RTPS is employed in a chain which actually requires attenuation. In other words, the excess loss
for some phase settings can be compensated for in the variable attenuators. Additionally, the PIA
in the RF canceller provides a discrete phase shift of 180±2◦ over 55-65 GHz with an amplitude
imbalance less than 1 dB (Fig. 3.20(d)). The DC power consumption of the RF canceller is 44 mW.
The two-stage, two-stacked Class-E-like PA with the 18 dB capacitive coupler at the output
(simulated insertion loss of 0.3 dB at 60 GHz) is also characterized (Fig. 3.21(a)). The cancellation
path is powered on with the lowest attenuation setting to present ≈50 Ω at the coupled port in
Fig. 3.21(a). Fig. 3.21(b) and Fig. 3.21(c) present the small-signal and large-signal measurement
results. The PA has a peak small-signal gain of 20.6 dB at 59 GHz, and a saturated output power
of 15.4 dBm with 25.5% drain and 24.4% power added efficiencies at 60 GHz. The saturated output
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Figure 3.20: Small-signal measurements of the RF canceller: (a) measured break-out diagram,
(b) measured and simulated (dashed lines) gain and gain control across frequency (VC,PH=0 V),
(c) normalized phase shift and amplitude variation versus RTPS control voltage VC,PH at 60 GHz
(VC,ATT1=VC,ATT2=0 V), and (d) normalized phase shift versus frequency for both PIA settings
and amplitude imbalance between the two PIA settings.
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Figure 3.21: (a) Measured PA break-out diagram consisting of the two-stage two-stacked Class-E-
like PA and capacitive coupler. (b) Small-signal S-parameters. (c) Measured and simulated output
power and PAE versus input power at 60 GHz.
power is better than 13.7 dBm over 56-65 GHz. The large signal simulation results follow the
measurements quite well.
3.4.2 Transmitter and Receiver Measurements
Static measurements of the transmitter are performed by applying a constant digital data stream
to the BPSK modulator (transmitting all zeros). Fig. 3.22(a) shows the TX output power versus
the LO input power for different LO frequencies. A peak TX saturated output power of 15 dBm
is achieved at 57 GHz with a peak system drain efficiency of 15.3%, including the doubler which
is shared by the RX path. The LO-TX conversion gain, presented in Fig. 3.22(b), is better than
15 dB at an input power level of -6.5 to -4 dBm over 57-64 GHz. The measured TX saturated output
power shown in Fig. 3.23 is more than 11.5 dBm from 56 to 66 GHz.
Fig. 3.24(a) shows the RX power conversion gain in the four IEEE 802.11ad channels for highest,
lowest and two intermediary selected gain settings with an LO power of 5±0.3 dBm at the doubler
input. The peak RX conversion gain is 40 dB in channel-3 with a 3 dB bandwidth of 2.2 GHz and
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Figure 3.22: TX CW large-signal measurements (transmitting all 0s): (a) TX output power versus
LO input power. (b) LO-to-RF conversion gain of the transmitter versus LO input power.
Figure 3.23: PA and TX saturated output power versus frequency.
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Figure 3.24: RX measurements in all 4-IEEE channels: (a) RX conversion gain for highest, lowest
and two intermediary gain settings and peak RF gain across frequency. (b) Baseband output power
and RX conversion gain versus RF input power for highest gain setting.
Figure 3.25: RX noise figure versus IF frequency for highest gain setting.
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Figure 3.26: Photo of the mm-wave PCB used for system level measurements.
gain control range of 20.8 dB. The gain control range is higher than 18 dB in all the channels. The
RF gain across frequency is measured by sweeping RF and LO together to keep IF fixed at 120 MHz
and superimposed in Fig. 3.24(a). The receiver draws 56 mA from a 1.2 V supply. Fig. 3.24(b)
presents the receiver output power and conversion gain versus the input power in high-gain mode
in the four channels. The RX has an input-referred 1 dB compression point of -32 dBm, -38 dBm,
-39.8 dBm and -36.6 dBm in channels 1, 2, 3 and 4, respectively. The RX noise figure shown in
Fig. 3.25 is measured using gain method (cold noise) in high-gain mode and a state-of-the-art NF
as low as 4 dB is achieved in channel-3.
3.4.3 System Level Measurements
Fig. 3.26 shows a photo of the mm-wave PCB with the 60 GHz antennas used for cancellation and
link measurements. The transceiver die directly sits on the PCB without cavity and is thinned down
to 100µm to reduce the length of the 30 and 60 GHz wirebonds. Additionally, three wires per mm-
wave pad are bonded to reduce the wirebond inductance further (estimated LWB is ≈100-150pH
and forms an artificial transmission line with 25 fF shunt on-chip and on-PCB pad capacitances).
A pseudorandom binary sequence (PRBS) with a length of 231-1 from an Anritsu MP1763B
pulse pattern generator (PPG) is applied to the transmitter and a loop-back test is performed
through the cancellation path. Fig. 3.27 shows the 5 Gbps eye-diagram.
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Figure 3.27: TX-RX 5 Gbps BPSK loopback test through the cancellation path.
The self-interference at the receiver output is characterized across frequency. The antenna and
RF cancellation are configured together manually in the measurement. Dynamic SIC adaptation
is beyond the scope of this work. Controlling antenna and RF cancellation simultaneously gives
flexibility in setting the SIC and SIC BW together. Fig. 3.28(a) shows the total SI suppression
referenced to the TX output (PTX=11±0.4 dBm). Another board consisting of only cross-polarized
TX and RX antennas is used to measure the nominal TX-to-RX isolation. With antenna and RF
cancellation together, a total SI suppression of >70 dB is achieved over a cancellation bandwidth
of 1 GHz centered at 59 GHz. Fig. 3.28(b) shows the individual contribution of the antenna
and RF cancellation. Since antenna and RF cancellers are controlled together, the values on Fig.
3.28(b) cannot be interpreted as the maximum achievable antenna and RF cancellation individually.
Effect of environmental reflections on SI suppression is investigated by bringing a copper reflector
close to the transceiver PCB4. The reflector 1.5 cm away from the antennas as shown in Fig.
3.28(b) degrades the SI suppression by 10 dB from 58.5 to 59.5 GHz. The performance can be
recovered by only reconfiguring the antenna cancellation while leaving the RF canceller untouched,
verifying its capability to combat the environmental reflections. It should be noted that higher
propagation losses at mm-wave frequencies work in favor of full-duplex since it alleviates the effect
4Wave reflection arises as a result of mismatch between the plane wave impedance (Zi≈377Ω) and the reflector’s
surface impedance. Copper has a very high conductivity which leads to a very low surface impedance, making it a
very good reflector. Therefore, using copper enables us to test SIC under a very stringent condition [68].
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Figure 3.28: (a) Measured SI suppression across frequency with antenna and RF cancellation
configured. (b) Measured antenna and RF SIC. (c) A reflector is brought 1.5 cm away from the
antennas to measure the effect of environmental reflections on SIC. SI suppression degrades due to
the reflector, but it can be recovered by reconfiguring the antenna cancellation. (d) RF canceller’s
effect on the receiver output noise (RBW=51kHz).
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of environmental reflections on SI suppression. Fig. 3.28(c) shows that the RX output noise floor
does not change when the RF canceller is activated (the transmitter was off in this measurement),
in agreement with the system-level analysis.
Finally, a simple same-channel full-duplex link is demonstrated over 0.7 m (the demo video is
available in [69]). Fig. 3.29(a) depicts the demonstration setup. A 24 dBi horn antenna transmits
a CW signal from an Anritsu MG3697C at 59.34 GHz with an effective isotropic radiated power
(EIRP) similar to our transmitter (≈20 dBm). Our transmitter is configured for highest CW
output power setting, resulting in an estimated EIRP of 18.3 dBm (PTX=14.3 dBm, simulated
TX antenna gain of GTX=4.5 dBi and assuming a chip-to-PCB transition loss of 0.5 dB based on
EM simulation). Our transceiver transmits a 1 Gbps BPSK signal (SI) with an LO frequency of
59.24 GHz (100 MHz offset between the desired CW signal and LO). The RX output is monitored
and captured using an Agilent 54855A oscilloscope with 6 GHz BW, essentially an 8-bit 20GSPS
ADC. In the absence of antenna and RF SIC, the RX output is dominated by SI (Fig. 3.29(b)).
Antenna and RF SIC enable the discerning of the 100 MHz desired CW signal in Fig. 3.29(c). In
this plot, the captured signal is shifted by half-cycle and superimposed to show the signal quality
visually like an eye-diagram. Digital SI cancellation (DSIC) is performed on the digitized signal
in MATLAB using a 100-taps adaptive LMS filter with varying step size, µ, to reduce the settling
time of the filter coefficients. To this end, our code initially uses a large step size of µ=0.8 during
the first 80 k samples for coarse estimation of the filter weights, and as the weights converge to
their final values, µ is dropped by half for every subsequent 20 k samples. The LMS filter settles in
a total of 320 k samples, corresponding to a settling time of 16µs. As can be seen in Fig. 3.29(d),
DSIC further suppresses the SI, resulting in an even cleaner received signal in Fig. 3.29(d) with
an SINDR of 7.2 dB. To the best of our knowledge, this work achieves the highest integration level
among full-duplex transceivers irrespective of the operation frequency and demonstrates a simple
FD link for the first time using IC technology.
3.4.4 Performance Summary and Comparison
Table 3.1 summarizes the transceiver performance. Table 3.2 compares this work to other published
state-of-the-art 60 GHz CMOS transceivers. It is worth repeating that, different from the other
60 GHz systems which are generally mature phased-array systems, this work brings a new concept
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Figure 3.29: (a) Full-duplex link setup. A CW signal at 100 MHz offset from the LO frequency
is transmitted as the desired signal with a similar EIRP to our transmitter whereas the 60 GHz
transceiver transmits a 1 Gbps BPSK signal. (b) RX output is dominated by 1 Gbps BPSK SI
when TX is on without SIC. (c) Desired signal is captured with some residual SI when antenna
and RF SIC are engaged. (d) Desired signal is captured with a SINDR of 7.2 dB after digital SIC.
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Table 3.1: Summary of full-duplex transceiver performance
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(mm-wave full-duplex) to the table. Additionally, the comparison shows that this work surpasses
the other works in the table in output power and NF on a per-element basis as well as TX efficiency,
while not our focus. Further, it has an EIRP which is better than other single-element designs and
even comparable with multi-element designs. A 1080p/60Hz/8-bit 1.485 Gbps video stream has
been sent through our transceiver in half-duplex mode over 1 m link distance [70], showing that
this work can support high-speed file transfer between mobile devices.
3.5 Summary
This chapter presented a fully-integrated 60 GHz zero-IF transceiver with polarization-based wide-
band antenna cancellation, RF and digital cancellation for full-duplex applications. The antenna
cancellation can be electronically reconfigured by the transceiver IC to combat environmental re-
flections. The antenna and RF cancellation together provide a total SI suppression of >70 dB over
1 GHz bandwidth. In conjunction with digital SIC implemented in MATLAB, a simple full-duplex
link using RFIC technology was demonstrated for the first time (irrespective of frequency) over
0.7 m.
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Chapter 4
A Millimeter-wave Non-Magnetic
Passive SOI CMOS Circulator Based
on Spatio-Temporal Conductivity
Modulation
For all the mm-wave FD applications in Chapter 1, a CMOS-compatible, low-loss, low-noise full-
duplex antenna interface with small form-factor, high linearity, power handling, isolation and band-
width is a significant challenge. Among current solutions (Fig. 4.1), a pair of antennas is bulky
and does not provide channel reciprocity. On the other hand, ferrite-based magnetic circulators are
not CMOS compatible, leaving passive reciprocal shared-antenna interfaces, such as the electrical
balance duplexer (EBD), as the more viable solution. However, it is well known that a three-port
reciprocal passive network cannot be lossless, and matched at all ports at the same time. As a
result, electrical balance duplexers [71–76] or their microwave counterparts, such as the Wilkinson
combiner, suffer from a 3dB fundamental loss (typically around 4dB at RF and mm-wave). In [76],
a circular polarization based EBD is reported with less than 3dB loss, but it suffers from large
form factor (1.9λ×1.9λ) which precludes its use in phased arrays, and more importantly, it uses
two antennas to generate orthogonal polarizations for TX and RX, thus not truly realizing a shared
antenna interface, and falls into the category of polarization duplexing antenna pairs, such as the
CHAPTER 4. A MILLIMETER-WAVE NON-MAGNETIC PASSIVE SOI CMOS
CIRCULATOR BASED ON SPATIO-TEMPORAL CONDUCTIVITY MODULATION 78
Figure 4.1: Trade-offs associated with conventional full-duplex antenna interfaces.
described in Chapter 2.
This 3dB theoretical loss can be avoided by breaking Lorentz Reciprocity to realize non-
reciprocal circulators. Consequently, there has been significant recent interest in breaking reci-
procity and realizing circulators in a non-magnetic IC-compatible fashion using temporal modula-
tion [77–81]. This chapter presents a 25GHz fully integrated circulator in 45nm SOI CMOS enabled
by a new concept of spatio-temporal conductivity modulation [82], marking the first demonstration
of magnetic-free passive non-reciprocity at millimeter-wave. Spatio-temporal conductivity modu-
lation breaks phase reciprocity similar to the phase-shifted N-path filter of [80, 81], but features
following advantages: it 1) requires modulation or switching at a frequency lower than the op-
eration frequency (1/3rd in this case), enabling operation at millimeter-wave; 2) uses only four
50% duty-cycle I/Q phases, as opposed to numerous low-duty-cycle non-overlapping clocks as in
N-path filters, again easing millimeter-wave operation, and 3) enhances the insertion loss BW and
isolation BW when compared with the N-path-filter-based approach of [80, 81] since switching is
performed across transmission-line delays instead of capacitors as in N-path filters. In principle,
since the modulation frequency can be arbitrarily lowered, this first demonstration of a passive
non-reciprocal CMOS millimeter-wave circulator is scalable in frequency, e.g. to 60 or 77GHz,
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upon addressing the additional implementation challenges associated with millimeter-wave design.
This chapter presents a detailed discussion of the circulator in [82], including extended time
domain analysis, discussion of the impact of clock imperfections and architectural solutions for the
same, circuit descriptions, and extended measurements. Additionally, single-ended realization of
the spatio-temporal conductivity modulation concept is presented in Section 4.5, achieving a range
of non-reciprocal responses in phase and amplitude.
4.1 Prior Approaches to Breaking Reciprocity
Any circuit or system that is linear, time-invariant, passive and constructed from materials featur-
ing symmetric permittivity and permeability tensors is necessarily reciprocal [83]. Consequently,
breaking reciprocity requires violating one of these necessary conditions. Magnetic circulators uti-
lize ferrite materials that become inherently non-reciprocal under the application of an external
biasing magnetic field through the Faraday effect [84], but as mentioned earlier, are not compatible
with CMOS. Circulators based on active transistors have been extensively explored [85–89], but the
use of active transistors limits the linearity and the noise performance. Nonlinearity can be used
to violate reciprocity and have been extensively explored in the optical domain [90, 91], but these
techniques exhibit non-reciprocity over certain signal power levels only (e.g. larger than 15dBm
input power in [91]) and therefore have limited applicability to wireless applications which typically
demand linearity to the desired signal. Consequently, there has been a strong interest in breaking
reciprocity by violating time invariance through time-periodic modulation in recent years (without
the use of magnetic materials) [77–80].
Prior approaches to non-reciprocity based on temporal modulation have exploited permittivity
as the modulated material parameter, specifically spatio-temporal permittivity modulation using
varactors in a circuit implementation. However, permittivity modulation is inherently weak due to
small modulation index (for example, varactor Cmax/Cmin ratio is typically 2-4 in CMOS), resulting
in either large form factors [77] or narrow operation bandwidths [78]. For example, [77] uses spatio-
temporal permittivity modulation in a traveling wave architecture to achieve a direction dependent
mode conversion along a transmission line (Fig. 4.2(a)). The length of the transmission line required
is inversely proportional to the modulation index. Furthermore, it necessitates the use of filters or
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Figure 4.2: Spatio-temporal permittivity modulation (a) in a traveling wave architecture, (b) in a
resonant ring.
diplexers to separate the signals the transmitted and received signals. In [78], angular momentum
biasing was achieved using spatio-temporal permittivity modulation in a resonant ring (Fig. 4.2(b)).
This technique, later demonstrated at microwave frequencies in [79], shrinks the size through the
use of lumped LC resonators at the expense of a limited operation bandwidth. Furthermore,
permittivity modulation is typically achieved through carrier injection in both varactors and optical
modulators [92, 93], resulting in losses (that is, poor varactor quality factors) as the operation
frequency is increased to millimeter-waves.
On the other hand, conductivity in semiconductors can easily be controlled using transistor
switches, and enables a modulation index several orders of magnitude larger than permittivity over
a wide range of frequencies, including millimeter-wave. For example, CMOS transistors exhibit
ON-OFF conductance ratios as high as 103-105 at microwave and millimeter-wave frequencies [94].
Recently, a small form factor, very low loss, high isolation and high linearity RF CMOS passive
circulator was demonstrated in [80,81] using phase-shifted N-path filters, essentially a form of spatio-
temporal conductivity modulation, as transistors are being switched in a phase shifted fashion across
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Figure 4.3: Proposed spatio-temporal conductivity modulation technique to achieve broadband
phase non-reciprocity. Two sets of switches implemented in a fully-balanced fashion are placed on
either end of a differential transmission line providing a delay equal to one quarter of the modulation
period (Tm/4). The modulation clocks of the right switches are delayed with respect to the left
ones by the same amount (Tm/4).
capacitors. However, N-path filters are not amenable to millimeter-wave operation due to stringent
clocking requirements and transistor parasitics. Inspired by the N-path filter-based low-RF CMOS
circulator proposed in [80,81], this chapter presents a novel generalized concept of spatio-temporal
conductivity modulation to achieve wideband millimeter-wave non-reciprocity.
4.2 Spatio-Temporal Conductivity Modulation
The spatio-temporal conductivity modulation concept consists of two sets of switches implemented
in a fully-balanced fashion on either end of a differential transmission line delay, as shown in Fig. 4.3.
The switches are modulated between short and open circuit states through periodic square pulses
with a 50% duty cycle. The transmission line provides a delay equal to one quarter of the modulation
period (Tm/4), and the modulation of the right switches is delayed with respect to those on the left
by the same amount (Tm/4). Adding this delay between the two sets of switches allows incident
signals from different directions to follow different paths, breaking reciprocity. Fig. 4.4 depicts the
signal propagation in the forward direction (from left, or port 1, to right, or port 2). During the first
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Figure 4.4: Signal propagation in the forward direction through the spatio-temporal conductivity
modulation structure. (a) First half period of the clock, (b) second half period of the clock, and
(c) signal flow diagram for time-domain analysis. The incident signal passes through the structure
without any loss and experiences a transmission line delay of Tm/4.
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half-period of the modulation clock (Fig. 4.4(a)), when LO1+ is high, the incident signal goes into
the transmission line, gets delayed by the transmission line delay of Tm/4, and reaches the second
set of switches. At this instant, LO2+ is high, so that the signal directly passes to the output. A
similar explanation holds also for the second half-period of the modulation clock (Fig. 4.4(b)): the
signal goes into the transmission line with a sign flip, gets delayed by Tm/4, and the sign flip is
recovered by the second set of switches. In other words, signals traveling in the forward direction
experience no polarity inversion in the first half cycle, and two polarity inversions that negate each
other in the second half cycle. Thus, effectively, in the forward direction, signals pass through
the structure without any loss and experience a delay of one quarter of the modulation period.
This can be immediately described by the time domain equation v−2 (t) = v
+
1 (t− Tm/4), where v+1
and v−2 are the incident and transmitted signals at ports 1 and 2, respectively. Alternatively, this
structure can be modeled by multiplication, delay and multiplication as depicted in Fig. 4.4(c).
Here, fully-balanced switching operation is modeled as multiplication by a 50% duty cycle clock,
m(t), flipping between +1 and -1. Thus the output signal can be written as
v−2 (t) = v
+
1 (t− Tm/4)m(t− Tm/4)m(t− Tm/4) = v+1 (t− Tm/4), (4.1)
which takes advantage of the fact that m(t− Tm/4)m(t− Tm/4)=+1 for a binary (-1, +1) signal.
The signal propagation in the backward direction (from right to left) is shown in Fig. 4.5.
During the first half-period of the modulation clock, when LO2+ is high, the signal goes into the
transmission line and gets delayed by Tm/4, and the second set of switches flips the signal sign.
Similarly, during the second half-period of the modulation clock (LO2- is high), the signal goes into
the transmission line with a sign flip, gets delayed by Tm/4 and reaches the output as LO1+ is
high. In brief, signals traveling from right to left experience a transmission line delay of Tm/4 and a
polarity inversion in both half cycles. This can be immediately described by v−1 (t) = −v+2 (t−Tm/4),
where v+2 and v
−
1 are the incident and transmitted signals at ports 2 and 1, respectively. An analysis
based on the signal flow diagram in Fig. 4.5(c) gives
v−1 (t) = v
+
2 (t− Tm/4)m(t− Tm/2)m(t) = −v+2 (t− Tm/4), (4.2)
which takes advantage of m(t− Tm/2)m(t)=-1 for a binary (-1, +1) 50% duty-cycle signal . From
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Figure 4.5: Signal propagation in the backward direction through the spatio-temporal conductivity
modulation structure. (a) First half period of the clock, (b) second half period of the clock, and (c)
signal flow diagram for time-domain analysis. Incident signal experiences no loss, a transmission
line delay of Tm/4, and a sign flip.
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Figure 4.6: Ohmic losses in the switches (Rsw) and transmission line (Rpar), and dispersion effects
in the transmission line due to quasi-distributed implementation to absorb the capacitive parasitics









where ωin and ωm are the signal and modulation frequencies, respectively. It should be noted
S11=S22=0 since there is a pair of switches which connects the transmission line to the input and
output at any instant in both half cycles. As can be seen from (4.3) and (4.4), this generalized spatio-
temporal conductivity modulation technique is ideally lossless and breaks phase reciprocity over a
theoretically infinite bandwidth. More importantly, it operates as an ideal passive lossless gyrator-
a basic non-reciprocal component postulated by Tellegen in [95] that provides a non-reciprocal
phase difference of pi and can be used as a building block to construct arbitrarily complex non-
reciprocal networks - over theoretically infinite bandwidth. It should also be emphasized that
although this gyrator is linear and periodically time-varying (LPTV), it contains absolutely no
harmonic conversion at its ports, and therefore appears linear and time-invariant (LTI) from an
external operation perspective. In practice, as depicted in Fig. 4.6, the insertion loss would be
limited by ohmic losses in the switches and transmission line, and bandwidth by dispersion effects
in the transmission line, particularly if it is implemented in a quasi-distributed fashion to absorb
the capacitive parasitics of the switches.
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Figure 4.7: (a) Non-reciprocal phase difference of 180◦, or gyrator operation, is observed over
a theoretically infinite bandwidth but insertion phases of ±90◦. are seen at odd multiples of the
modulation frequency. (b) Insertion loss and power consumption trade-offs associated with selecting
the modulation frequency (ωin/ωm).
4.2.1 Insertion Loss, Power Consumption and Area versus Modulation Fre-
quency
Fig. 4.7(a) shows the forward and reverse insertion phases (∠S21 and ∠S12 respectively) across
frequency normalized to the modulation clock frequency. Achieving +90◦ and -90◦ phase shifts
is important to build the circulator using the ring configuration in [80, 81], although it should
be mentioned that other circulator architectures are certainly possible that exploit an arbitrary
forward insertion phase. As can be seen, the spatio-temporal conductivity modulation provides a
phase shift of ±90◦ at the odd multiples of the modulation frequency, namely ωin=(2n − 1)ωm,
where n is a positive integer. Fig. 4.7(b) plots insertion loss and power consumption trade-
offs associated with selecting the modulation frequency (ωin/ωm). The real 45nm SOI CMOS
devices augmented with resistive and capacitive layout parasitics are used in this simulation. The
final 3-stage self-biased inverter buffers are included in the simulation to capture the rise and
fall times and dynamic power consumption accurately. A broadband R-L-C model is used for
the transmission lines. Using higher odd multiples reduces the clock frequency, which eases clock
generation, distribution and reduces power consumption. Assuming that a rise and fall time (Tr)
up to Tm/12 can be tolerated (resulting in 0.8dB loss, based on simulations), the bandwidth of the
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Figure 4.8: (a)Impact of transmission line delay errors and clock delay errors on both forward and
reverse transmissions. (b)Impact of duty cycle impairments on the reverse transmission.
square wave can be estimated as BW=0.35/(Tr)=4.2fm [96]. Therefore, a modulation frequency
of 25GHz will require designing a clock path with 105GHz BW compared to a 35GHz BW for an
8.33GHz clock, which is more manageable in CMOS processes. Hence, the graph in Fig. 4.7(b)
considers (ωin/ωm)=3 and higher odd multiples. On the other hand, the delay required from
the transmission line increases proportionally with ωin/ωm, resulting in higher insertion loss and a
linearly increasing chip area. Considering all these trade-offs, an operating to modulation frequency
ratio of 3 (fm=fin/3=8.33GHz) is chosen to not increase the loss and area significantly while
easing the clock generation compared to fm=25GHz. In case high quality transmission lines are
available (e.g transmission lines implemented on package), a lower clock frequency can be selected
to lower power consumption. For example, by implementing the transmission lines on Rogers
4350B substrate ( 0.02dB/mm loss at 25GHz), the clock frequency can be lowered to 1 GHz (using
ωin=25ωm) for a similar loss (assuming 0.5dB loss from the chip-to-package transition).
4.2.2 Impact of Clock Imperfections
4.2.3 Impact of Clock and Transmission Line Imperfections
Due to modeling errors (in the PDK or in EM simulations) as well as process and temperature
variations, the transmission line delay and the delay of the second set of switches can deviate from
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Figure 4.9: (a) Theoretical and simulated effect of deviation of the modulation clock from 50% duty
cycle (∆T ) for ωin=3ωm. Adding a quadrature path mitigates the effect of duty cycle impairment,
ensuring robust operation. (b)Block diagram of the gyrator with the quadrature path added. (c)
Clock signals for the gyrator with the quadrature path added, including duty cycle error. (d)
Theoretical and simulated effect of deviation of the modulation clock from 50% duty cycle across
frequency for ∆T/Tm=0.05 and ∆T/Tm=0.1. Adding a quadrature path mitigates the effect of
duty cycle impairment at the odd multiples of the modulation frequency.
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Tm/4, as depicted by ∆l and ∆c, respectively, in Fig. 4.8(a). With these delay variations, in the
forward direction, m(t− Tm/4−∆l)m(t− Tm/4−∆c) results in a pulse train with a pulse width
of |∆c−∆l| instead of +1. Similarly, in the reverse direction, m(t)m(t−Tm/2−∆c−∆l) will give
a pulse train with a pulse width of |∆c + ∆l|. Thus, S21,i and S12,i (i stands for imperfection) at
the operating frequency can be expressed as
S21,i(ωin) =
(
























From (4.5) and (4.6), we conclude that small variations in the transmission line and clock delay
mainly cause loss, as some portion of the power would be transferred to mixing frequencies due
to the harmonic content in the pulse train. For example, a total variation of |∆c −∆l|=Tm/20 or
|∆c + ∆l|=Tm/20 will result in a loss of ≈2dB in the forward and reverse directions, respectively.
Tunability in the transmission line design and clock generation scheme can be incorporated to
recover the loss. More importantly, (4.5) and (4.6) show that small delay variations do not have
any effect on the non-reciprocal phase shift of pi (as long as |∆c −∆l| and |∆c + ∆l| are less than
Tm/4).
Duty cycle impairment in the modulation clock is another imperfection that can have an adverse
effect on the operation. Let us assume a deviation from ideal 50% duty cycle, say by ∆T . A similar
analysis reveals that the forward direction remains unaffected, since m(t − Tm/4)m(t − Tm/4)
continues to be +1, but in the reverse direction, m(t − Tm/2)m(t) will give a pulse train with a
pulse width of ∆T and period of Tm/2 as depicted in Fig. 4.8(b). Thus, deviation from 50% duty
cycle would result in loss in the reverse direction. S12 at the operating frequency becomes
S12,i(ωin) =
(











Fig. 4.9(a) shows the calculated and simulated insertion loss in the backward direction versus
duty cycle deviation (∆T/Tm). For example, a deviation from 50% duty cycle to 55 or 45% would
degrade the loss by about 2dB in the reverse direction.
Addition of a quadrature path mitigates the effect of duty cycle impairment, ensuring a robust
operation (Fig. 4.9(b)). In this architecture, the characteristic impedance of the transmission lines
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should be 2Z0 for perfect broadband matching. Here, the control of the second sets of switches,
mQ(t − Tm/4)=mI(t − Tm/2), is generated by inverting mI(t) (e.g. using mQ(t − Tm/4)=mI(t)).
Fig. 4.9(c) depicts the control signals of each set of switches in the I/Q paths with a ∆T deviation
from ideal 50% duty cycle. In this structure, the input signal splits evenly into I and Q paths at
any time interval. Let us consider the signal flow in a single period. During the time intervals t1,
t3 and t5, signals in the I and Q path pass to output with a delay of Tm/4 and a sign flip, adding
up. However, during the time intervals t2 and t4 which have a duration of ∆T , the signals from the
I and Q paths reach the output (port 1) out of phase and thus create a virtual short at the output,
reflecting the signals back into the delay lines. These reflected signals travel back and acquire an
additional delay of Tm/4 and reach port 2 out of phase and reflect again. The reflected signals
travel back and reach port 1, but this time they are in phase, passing to the output. Based on this
operation, the reverse transmission can be expressed in time domain as











where p(t) is the pulse train shown in Fig. 4.9(c). Taking Fourier-transform of the time domain



















The term inside the parenthesis goes to +1 at the operating frequency of ωin = 3ωm (or indeed,
any odd multiple of the modulation frequency), thus providing a constant loss of 0dB in the reverse




















showing that a similar profile is achieved in the forward direction with a sign flip. Thus, a non-
reciprocal phase difference of pi is still achieved even in the presence of duty cycle impairments.
Fig. 4.9(d) shows the simulated and derived S-parameters for different ∆T/Tm values and across
frequency. It should be noted that S12,IQ and S21,IQ change across frequency with duty cycle
deviation, achieving a maximum magnitude of 0dB and minimum magnitude of 20log(1-4∆T/Tm),
same as the single path degradation, at operating frequencies that are odd and even multiples of
ωm, respectively. In other words, addition of the Q-path recovers the degradation due to duty cycle
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Figure 4.10: Simplified frequency-domain mixing-analysis-based explanation of the non-reciprocal
phase response of the spatio-temporal conductivity modulation concept.
impairment at odd multiples of the modulation frequency, which is where the circulator is designed
to operate.
4.2.4 A Mixer-Delay-Mixer-based Explanation
The spatio-temporal conductivity modulation operation can also be explained based on a simple
frequency-domain mixing analysis (Fig. 4.10). The I/Q switches commutate the signal at a mod-
ulation frequency lower than the operating frequency (ωin=3ωm in this case). As a result, mixing
products appear after the commutation at ωin-ωm and ωin+ωm
1. These signals flow through the
1In Fig. 4.10, mixing products only at ωin-ωm and ωin+ωm are shown for simplicity, but in reality, square-wave
commutation will produce mixing products at offsets equal to all odd multiples of ωm.
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transmission line, which provides -180◦ and -360◦ phase shift at ωin-ωm and ωin+ωm, respectively
(since ωin=3ωm). The phase shifted signals are then commutated again at ωm but with a phase
shift of -90◦, creating mixing products at ωin, ωin-2ωm and ωin+2ωm. The signals at ωin-2ωm and
ωin+2ωm are 180
◦ out of phase and cancel out. On the other hand, the mixing products at ωin
add up constructively into a single signal with perfect lossless transmission and a phase shift of
+90◦. A similar analysis in the reverse direction shows lossless transmission but a non-reciprocal
phase shift of -90◦, achieving a non-reciprocal phase shift with 180◦ difference between forward and
reverse directions. If there is a mismatch between the electrical lengths of the I and Q transmis-
sion lines, the mixing products at ωin will add up partially, resulting in a loss The simulated loss
remains less than 0.8dB up to 10% mismatch, with no effect on the non-reciprocal phase shift of
pi. This mixer-delay-mixer-based explanation sheds insight on the need for broad bandwidth in
the transmission lines, as they must support signals at mixing frequencies that are offset from the
operating frequency at all odd multiples of ωm.
4.3 Implementation
This non-reciprocal phase shift element (gyrator) can now be embedded within a 3λ/4 transmission
line ring as depicted in Fig. 4.11(a) to realize a non-reciprocal circulator similar to [80]. In the
clockwise direction, the -270◦ phase shift of the transmission line adds to the -90◦ phase shift
through the gyrator, enabling wave propagation. In the counter-clockwise direction, the -270◦
phase shift of the transmission line adds to the +90◦ phase shift of the gyrator, suppressing wave
propagation. A three port circulator is realized by introducing three ports λ/4 apart from each
other (Fig. 4.11(b)). The gyrator is placed symmetrically between the TX and RX ports. The







through microwave network analysis, where TX is port 1, ANT is port 2 and RX is port 3.
Fig. 4.12 shows the implementation of the circulator at 25GHz. The differential nature of the
circulator reduces the LO feedthrough and improves power handling. The placement of the gyrator
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Figure 4.11: Circulator architecture: (a) A 3λ/4 line is wrapped around the gyrator to support
non-reciprocal wave propagation. (b) A circulator is realized by introducing three ports which are
λ/4 apart. The gyrator is placed symmetrically between the TX and RX ports.
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Figure 4.12: Circuit diagram of the implemented 25GHz fully-integrated non-reciprocal passive
magnetic-free 45nm SOI CMOS circulator.
in a symmetric fashion between the TX and RX ports enables switch parasitics to be absorbed into
the lumped capacitance of the λ/8 sections on either side which were implemented using L1=280pH
and C1=C2=40fF. The fully-balanced I/Q quads are designed using 2×16µm/40nm floating-body
transistors. Transistor sizes are selected so that the total parasitic capacitance on the either side
of the gyrator (C2) is 40fF (no physical capacitor is used in the layout). This ensures wideband
operation, but limits the switch on resistance to Ron=8.6Ω (causing ∼1dB loss in the circulator).
Artificial (quasi-distributed) transmission lines are used in the gyrator, with four stages of lumped
pi-type C-L-C sections, for size reduction as well as improving insertion loss. Each pi-type C-L-C
section is essentially a second order filter with a corner frequency of ωB=2/
√
2LC, referred to
as the Bragg frequency, and provides a delay of
√
2LC. Signals at frequencies above the Bragg
frequency are strongly attenuated because of an imaginary propagation constant. As mentioned
earlier, after the first set of switches, multiple mixing products at ωin ± nωm are generated where
n is an odd integer. Mixing products at frequencies higher than Bragg frequency (ωin ± nωm¿ωB)
will be filtered, forming another loss mechanism. Therefore, it is important to design for a high
enough Bragg frequency to not degrade loss significantly. In this work, Ld and Cd are 200pH and
20fF, resulting in a simulated Bragg frequency of 76GHz. Four pi-type C-L-C sections provide a
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Figure 4.13: Block and circuit diagrams of the 8.33GHz LO path.
delay of 20ps and the rest (10ps) comes from G-CPW transmission lines connecting the inductors
together in the layout. Inductors are implemented by stacking two topmost metals (LB and UB) to
improve the inductor quality factor (achieving a simulated Q of >20 from 14GHz to 50GHz). This
improves the circulator loss by 0.3dB compared to using differential conductor-backed coplanar
waveguides. The complete delay line structure is EM simulated and has an insertion loss of 0.9-
2.3dB from 5GHz to 50GHz. The λ/4 transmission lines between the TX and ANT and ANT and
RX ports are implemented using differential conductor-backed coplanar waveguides with a loss of
0.39dB/mm at 25GHz. Baluns are included at the TX, ANT and RX ports to enable single-ended
measurements, and separate test structures are included to de-embed the response of the baluns.
We envision a fully differential system, including the antenna which can be implemented as a
differential microstrip or slot-ring antenna [97], eliminating the need for differential to single-ended
conversion. Interested readers can refer to [98] for a single-ended circulator architecture based on
the spatio-temporal conductivity modulation concept.
Fig. 4.13 shows the block and circuit diagrams of the 8.33GHz LO path. The four quadrature
clock signals driving the switches are generated from two input differential sinusoidal signals at
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8.33GHz. A two stage poly-phase filter (phase imbalance <2◦ for up to 15% variation in R and
C values) is used to generate the 8.33GHz quadrature signals with 0◦/90◦/180◦/270◦ phase rela-
tionship. After the poly-phase filter, a three stage self-biased CMOS buffer chain with inductive
peaking in the final stage generates the square wave clock signals for the switches. Independently
controlled NMOS varactors (implemented using 4×40µm/40nm floating-body devices) are placed
at the differential LO inputs to compensate for I/Q imbalance of the poly-phase filter. This provides
an I/Q calibration range of ±10 degrees to optimize the circulator performance.
The simulated circulator loss is ∼3dB from 23 to 26GHz (Fig. 4.14(a)). In constrast to EBDs,
which suffer from fundamental 3dB loss, the TX-to-ANT and ANT-to-RX insertion losses in this
work are mainly the result of switch on resistance, inductor/transmission-line loss due to the finite
Q, and dispersion due to the Bragg effect. Fig. 4.14(b) shows the distribution of circulator loss
based on simulations, and it reveals that 34% and 40% of the total loss come from the switch on
resistances and finite Q of transmission lines and inductors, respectively. Other loss mechanisms
(26%) include finite Bragg frequency as mentioned earlier and clock imperfections. The switch on
resistance can be reduced by half by removing the quadrature delay-line path and doubling the
device sizes, thus preserving the total device parasitic capacitance and hence, the LO path power
consumption. A fine duty cycle calibration mechanism can be included to counter the impact of
duty cycle impairments. A better technology with lower switch Ron × Coff technology constant
would also naturally improve performance. Fig. 4.14(c) shows the projected loss versus Ron×Coff
values (based on Peregrine’s switch technology roadmap [99] and assuming a passive Q of 20) for
two different configurations-with the gyrator employing a single path or I/Q paths. Removing
the I/Q path would improve the insertion loss by 0.6dB in this process and it returns diminishing
improvements after Ron ×Coff is lower than 100fs. Additionally, Fig. 4.14(d) shows the projected
loss for the single-path architecture versus Q for different switch Ron × Coff values. For example,
an Ron × Coff of 200fs and Q of 35 (achievable with high resistivity substrate and/or thicker
BEOL) would enable an integrated circulator with a loss ∼2dB. To generate these plots, parasitic
resistances in the transmission model and Ron are swept, assuming same device capacitive parasitics
so that they can still be absorbed in the λ/4 sections. In this process, Ron×Coff of 2×16µm/40nm
regular pitch devices is simulated to be ∼ 197fs including parasitic extraction and EM modeling
up to the top metal. This compares well with the simulated Ron × Coff of 185fs reported in [100]
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Figure 4.14: (a) Simulated circulator insertion loss. (b) Circulator simulated loss distribution: IL
is dominated by switch on-resistance and finite Q of the passives. (c)Projected loss as a function of
switch RonCoff (the annotated values include 45nm SOI CMOS and Peregrine’s switch technology
roadmap, including 80fs from UltraCMOS12 technology in 2017). Passive Q is assumed to be 20 at
25GHz. (d) Projected loss in a single path architecture as a function of the passive Q: an IL of less
than 2dB is possible in a technology with lower switch RonCoff and/or higher passive Q through
a high-resistivity substrate and/or thicker BEOL.
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Figure 4.15: Chip microphotograph of the 25GHz fully-integrated non-reciprocal passive magnetic-
free 45nm SOI CMOS circulator based on spatio-temporal conductivity modulation.
in the same process. Ron × Coff is simulated at 75fs for the intrinsic device model without any
extraction, showing that the circulator would also benefit from device layout optimization (e.g.
using relaxed pitch devices). Our simulations based on this method differ from measurements by
only 0.3dB, agreeing well.
4.4 Measurements
The 25GHz magnetic-free passive circulator is implemented in the GF 45nm SOI CMOS process.
Fig. 4.15 shows a micro-photograph of the circulator IC, which occupies 1.2 mm×1.8 mm active
chip area excluding the on-chip baluns implemented for testing. S-parameter measurements of the
25GHz circulator were performed using a setup depicted in Fig. 4.16. The circulator is tested in a
chip-on-board configuration through RF probing. DC supply, ground, control voltage and 8.33GHz
clock input pads are wire bonded to the board. An off-the-shelf 180◦ hybrid (Krytar 4010265) is
used to generate the differential (0◦/180◦) 8.33GHz signals from a signal generator to drive the
clock inputs of the circulator. A two-port Anritsu 37397E Lightning VNA is used to measure the
CHAPTER 4. A MILLIMETER-WAVE NON-MAGNETIC PASSIVE SOI CMOS
CIRCULATOR BASED ON SPATIO-TEMPORAL CONDUCTIVITY MODULATION 99
Figure 4.16: Small signal measurement setup: S-parameters are measured by probing two ports at
a time. A millimeter-wave probe terminated with a broadband 50Ω termination is landed on the
third port.
S-parameters by probing two ports at a time, while a millimeter-wave probe terminated with a
broadband 50Ω termination is landed on the third port.
When circulator is configured for clockwise circulation with spatio-temporal conductivity mod-
ulation at 8.33GHz, a broadband non-reciprocal behavior is observed over more than 6GHz band-
width (Fig. 4.17 and Fig. 4.18). The measured transmissions in the clockwise direction (S21, S32,
and S13 ) are -3.3dB, -3.2 dB and -8.7dB, respectively, at 25GHz. The measured isolation levels in
the reverse direction (S12, S23, and S31) are -10.3dB, -9dB and -18.9dB, respectively, without any
port impedance tuning. The circulator is designed to exhibit best performance for S21, S32 and S31
(namely TX-to-ANT loss, ANT-to-RX loss and TX-to-RX isolation) as these are the most critical
parameters in wireless communication and radar applications. The insertion losses S21 and S32
degrade by 1dB over 4.6GHz bandwidth (18.4%, notably wideband compared to prior art [80]),
and the isolation (S31) over this bandwidth ranges from -18.3 to -20.2dB (Fig. 4.18). The circulator
power consumption is 78.4mW. It is dominated by the 3-stage buffer at the LO output, consuming
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Figure 4.17: Circulator TX-ANT and ANT-RX S-parameter measurements for a clock frequency
of 8.33GHz. TX, ANT and RX are ports 1, 2 and 3, respectively.
67.8mW, and the driving amplifier at the LO input consumes 10.6mW.
It should also be emphasized that the near-20dB isolation does not represent the fundamen-
tal isolation of the circulator 2, but rather is limited by reflections at the ANT port (port 2)
due to imperfect termination impedance, a general limitation for all circulators and exacerbated
at millimeter-wave. As was mentioned earlier, the termination of port 2 is achieved by landing a
millimeter-wave probe terminated with a 50Ω termination impedance. In millimeter-wave measure-
ments, it is challenging to obtain better than 20dB reflection coefficient from a probe and termi-
nation impedance combination. Measurements were performed using an external ANT impedance
tuner, as shown in Fig. 4.19(a). It can be seen that high isolation levels are achievable, but the
bandwidth of the isolation is limited by the delay of the cable that connects the probe to the tuner.
In practice, achieving higher isolation over wider bandwidths requires the integration of an antenna
impedance tuner on the same chip as the circulator. In Fig. 4.19(b), simulations are performed
using the measured circulator S parameters, and an on-chip tuner is emulated by directly tuning
the impedance at the ANT port. It can be seen that >40dB isolation is achievable over GHz-wide
bandwidths.
2In a real system, antenna matching does not only affect magnitude of isolation but also its bandwidth
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Figure 4.18: TX-RX S-parameter measurements. A broadband TX-to-RX isolation of 18.3 to
21.2dB over 4.6GHz (the 1dB BW of the ILs) is observed, limited by the reflection at the ANT
port (a general limitation for all circulators and exacerbated at millimeter-wave).
Figure 4.19: (a) Measured TX-to-RX isolation using an external ANT impedance tuner. High
isolation levels are achieved but the BW of the isolation is limited by the cable that is used to
connect to the tuner. (b) Simulated TX-to-RX isolation based on measured circulator S parameters
through direct tuning of impedance at the ANT port.
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Figure 4.20: Circulator TX-to-ANT and ANT-to-RX large-signal measurements: TX-to-ANT input
P1dB is +21.5dBm while ANT-to-RX input P1dB is +21dBm (limited by the test setup).
Figure 4.21: Measured TX-to-ANT and ANT-to-RX IIP3s.
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Figure 4.22: (a) Measured TX-to-RX large-signal isolation and (b) circulator ANT-RX noise figure.
Without antenna tuning, TX-RX isolation compresses by 1dB at 11.4dBm and 3dB at 21.45dBm.
An external ANT impedance tuner enables a higher initial isolation of 25dB (still limited by the
measurement setup) and 1dB compression at +12.3dBm. ANT-RX NF is consistent with the IL,
showing negligible degradation due to LO phase noise.
The TX-to-ANT/ANT-to-RX input P1dBs are >+21.5/+21dBm (Fig. 4.20), respectively (setup
limited). They could not be driven into compression due to the limited output power of the driving
amplifier in the testing setup. The measured TX-to-ANT and ANT-to-RX IIP3s are ∼+20dBm
(Fig. 4.21) using two tones at 25 and 25.1GHz. It is noteworthy that the P1dBs are high relative
to the IIP3s because the circulator gracefully transitions to reciprocal operation under large-signal
operation as switching action is controlled by the large input signal instead of the modulation
signal. Since IIP3 is an extrapolation from small signal levels, this transition is not reflected in
IIP3 measurements. The measured TX-to-RX isolation performance versus the transmit power is
shown in Fig. 4.22(a). TX-to-RX ISO compresses by 1dB and 3dB at +11.4dBm and +21.45dBm,
respectively. This can be compensated by an external ANT impedance tuner, which enables a
higher initial small-signal ISO of 25dB and 1dB compression at +12.3dBm. The measured ANT-
RX NF is shown in Fig. 4.22(b), and ranges from 3.3 to 4.4 dB, consistent with the insertion loss
and not degraded by LO phase noise.
Table 3.1 compares this circulator with prior art. This circulator performs better than active
millimeter-wave circulators [86, 89] in all metrics (loss, linearity, NF and BW). When compared
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with a passive electrical balance duplexer [101], this work achieves >1dB overall advantage in IL
(the sum of TX-to-ANT and ANT-to-RX ILs) while operating at >10x higher frequency. When
compared with the N-path filter-based circulator of [80,81], operation at millimeter-waves is enabled
by the ability to perform modulation at a frequency much lower than the operating frequency using
four square-wave clocks with 0◦/90◦/180◦/270◦ phase shift and 50% duty cycle, as opposed to eight
or more non-overlapping clocks with low duty cycle running at the operation frequency as is the
case with N-path filters. Furthermore, the proposed conductivity modulation across transmission
line delays results in far more broadband non-reciprocity than [80]. N-path switched-capacitor ap-
proaches inherently yield a second-order bandpass filter response with a bandwidth that is directly
related to the capacitor value. Such a narrowband filter response is avoided here through the use
of transmission line delays that are quarter-wave at the modulation frequency. While such narrow-
band filtering might be desirable in some applications (for instance, for tolerance of out-of-band
interference at RF), other applications, such as millimeter-wave systems which inherently offer
interference tolerance and spatial re-use through beamforming, would benefit from wideband oper-
ation. It should also be mentioned that the N-path approach offers the benefit of an ultra-compact,
electrically-infinitesimal, inductor-less gyrator implementation, albeit with harmonic conversion
effects, unlike the gyrator proposed in this work.
4.5 Other Non-reciprocal Components Based on Spatio-Temporal
Conductivity Modulation
So far this chapter focused on the implementation of spatio-temporal conductivity modulation in a
doubly-balanced (fully differential)configuration for implementation of mm-wave circulators. The
same concept can also be implemented in a single-balanced fashion as reported in [98], paving the
way for realization of other magnetic-free non-reciprocal components such as non-reciprocal phase
shifter and isolator.
4.5.1 Non-reciprocal Phase Shifter
Fig. 4.23(a) shows the operation diagram of the single-balanced spatio-temporal conductivity
modulation concept, leading to a non-reciprocal phase shifter. Similar to the double-balanced con-
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figuration explained in Section 4.2, it consists of a transmission line with a characteristic impedance
Z0 (same as the port impedance) providing a delay of Tm/4, sandwiched between switches clocked
at ωm with 50% duty cycle and Tm/4 delay between them. The operation of this structure can be
explained using a standard bounce diagram, used in microwave engineering to derive the transient
response of a transmission line. On Fig. 4.23(a), an incident signal from the left-hand side (Port
1) is transmitted to the output (Port 2) after one pass through the transmission line, experienc-
ing a delay of Tm/4. On the other hand, an incident signal from the right-hand side (at Port 2)
is transmitted to output (Port 1) after three passes through the transmission line, experiencing
a delay of 3Tm/4. The reason for this non-reciprocal transmission delay is that in the first two
passes the signal hits an open termination when it reaches to the left and right hand side switches,
respectively, as the switches are OFF. For a single branch, this operation can be expressed in the
time-domain as
v−1 (t) = v
+
1 (t)[1−m0,1(t)], (4.12)
























where v+i and v
−
i are the incident and transmitted signals at the i-th port and m(t) is the modulation
signal of the first switch (a periodic 1/0 square-wave signal). S-parameters of a single branch can
be derived by taking a Fourier transform as
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Figure 4.23: Non-reciprocal phase-shifter based on spatio-temporal conductivity modulation. (a)
Bounce diagram. The incident signals in the forward and reverse directions reach to the output
after one and three passes through the transmission line, respectively. (b) Scattering parameters
for the single-balanced non-reciprocal phase shifter and fm=8.33GHz. The return losses at both
ports are zero for all frequencies. At 25 GHz (n=1), ideal lossless gyrator behavior is observed.
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where the factor 1/2 arises from the fact that the switches are off for half of the modulation period.
Equations (4.17) and (4.18) shows a non-reciprocal phase response between the forward and reverse
directions. Adding a second branch controlled by complementary clocks eliminates the factor of 1/2
in (4.16), (4.17) and (4.18). This also makes the structure impedance matched at all frequencies.
Thus, S-parameters of the single-balanced non-reciprocal phase shifter can be expressed as
S(ωin) =
 0 exp(−j 3pi2 ωinωm )
exp(−j pi2 ωinωm ) 0
 (4.19)
As can be seen from (4.19), this structure behaves like a lossless non-reciprocal phase shifter
over an infinite bandwidth. Fig. 4.23(b) plots the derived S-parameters of the single-balanced
non-reciprocal phase shifter for fm=8.33GHz. Additionally, this structure operates as an ideal
gyrator at the odd multiples of the modulation frequency (ωin = (2n+ 1)ωm where n is 0,1,2,3,...).
Given the simplicity and straightforward scalability of this design, this structure holds an exciting
potential for nanophotonic systems which usually achieves optical isolation by using non-reciprocal
phase shifters in Mach-Zehnder interferometers [102].
4.5.2 Isolator
So far, the switches are assumed to be ideal, modulating between 0 and ∞ conductivity. However,
other interesting functionalities arise, if the switches are modulated between zero resistance and a
finite resistance Rmax, as shown in Fig. 4.24(a). In this scenario, the signals partially reflect and
transmit (Fig. 4.24(a)), leading to the time-domain transmission expressions
























S-parameters can be derived by taking a Fourier transform as
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where T=2Z0/(Rmax + 2Z0) is the transmission coefficient between the transmission line and
the output ports through the resistor when the switch resistance is Rmax, and Γ = 1 − T =
Rmax/(Rmax + 2Z0) is the corresponding reflection coefficient. Fig. 4.24(a) plots (4.22) and (4.23)
at ωin = (2n + 1)ωm as Rmax is swept from 0 to ∞. For Rmax=0, the structure is recipro-
cal as expected and Rmax=∞ results in the gyrator response which is defined earlier. However,
for intermediate Rmax, the structure shows a range of amplitude and phase non-reciprocity. For
Rmax =∼ 5.46Z0, the structure behaves like an isolator with infinite contrast between |S21| and
|S12| becomes. This results from the fact that, withing one modulation period, the signals trans-
mitted after one pass (first term in (4.23) and there passes (second term in (4.23) to Port 1 are out
of phase, resulting in destructive interference and isolation at Port 1. . Most of the incident power
at Port 2 is dissipated in the switches during their off (Rmax)state. A small fraction is converted
to intermodulation products (with a conversion gain of ∼-10dB), mainly at ωin ± ωm.
In this configuration, S21 is around -5.4dB, because the input and output resistors exhibit high
resistance for half of the time. Similar to the non-reciprocal phase shifter, this issue can be overcome
by adding a second complementary branch. However, the impedance of the transmission lines from
Z0 to 2Z0, and conversely tuning Rmax to 8Z0 to achieve ideal isolation, perfect matching and
zero insertion loss simultaneously. Since isolation is the result of destructive interference, it has a
finite, yet moderately large, fractional bandwidth of 36% for n = 1. This operation is particularly
counter-intuitive, since it shows how the presence of finite losses, through properly synchronized
modulation, may be engaged to realize ideal, loss-less, broadband isolation. Specifically, absorption
takes place only in the reverse path thanks to the proper synchronization of the spatio-temporal
variations of conductivity, enabling ideal isolation and zero insertion loss in the forward path.
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Figure 4.24: Non-reciprocal isolator based on spatio-temporal conductivity modulation. (a) Bounce
diagram. The circuit is the same as in the case of the non-reciprocal phase shifter, but the switches
(time-varying resistors) are modulated between 0 and a finite resitance Rmax. (b) S21 and S12
versus Rmax for ωin = (2n+ 1)ωm. (c) S-parameters of a single-balanced isolator (ωm=8.33GHz),
exhibiting ideal transmission, matching and isolation for transmission line impedance of 2Z0 and
Rmax=8Z0.
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4.6 Summary
This chapter presented the first millimeter-wave fully-integrated CMOS magnetic-free passive cir-
culator enabled by a novel generalized spatio-temporal conductivity modulation concept. Spatio-
temporal conductivity modulation achieves broadband gyrator operation over theoretically infinite
BW. The 25 GHz circulator achieves 3.3 dB/3.2 dB TX-to-ANT/ANT-to-RX insertion losses (IL),
respectively, with a 1 dB BW of 4.6GHz. TX-to-RX isolation is 18.3-21.2 dB (limited by the mea-
surement setup) over the 1dB IL BW. The concept is readily scalable across frequency, and can be
an enabler for 77GHz circulators as well as optical isolators.
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Chapter 5
Conclusion
As a result of rising number of mobile users and their demand for data in the recent years, next
generation wireless networks must handle tremendous amount of data traffic at much higher speeds.
To address the future demands, this dissertation presented novel antenna interface and architecture
solutions to merge two exciting technologies, mm-wave and full-duplex. Millimeter-wave FD can
potentially offer wide bandwidths with increased spectral efficiency and can be used in many appli-
cations ranging from small-cell 5G base-stations, backhaul and FMCW radar to wireless links for
virtual reality. However, the SI from the transmitter to its own receiver poses a tremendous chal-
lenge and novel millimeter-wave SI suppression techniques are required. To this end, two different
antenna interfaces, namely a wideband reconfigurable T/R antenna pair with polarization-based
antenna cancellation and a mm-wave fully-integrated magnetic-free non-reciprocal circulator, were
developed.The polarization-based antenna cancellation was employed in conjunction with the RF
and digital cancellation to design a 60GHz full-duplex 45nm SOI CMOS transceiver with nearly
80dB self-interference suppression.
5.1 Thesis Summary
Chapter 2 presented the novel reconfigurable polarization-based wideband antenna cancellation
technique for FD applications. The technique employs collocated T/R antennas with orthogonal
polarizations. An auxiliary port which is co-polarized with the transmit port is introduced on the
receive antenna and terminated with a high-order reflective termination to perform SIC at the
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receiver input. The technique is verified by a 4.6GHz PCB-based prototype achieving more than
50dB isolation over 300MHz SIC bandwidth, improving the SIC bandwidth 20× compared to a
conventional RF canceller. The total SI suppression with cross-polarization and SIC is more than
50 dB over 300 MHz bandwidth. 50dB SI suppression is maintained even in the presence of strong
nearby reflectors. The technique can be readily scaled up in frequency and be implemented on-chip
at mm-wave frequencies. A 60 GHz on-chip implementation method is proposed and provides more
than 50 dB SI suppression over 10 GHz BW in simulation. This chapter provided a detailed analysis
of the technique, forming a foundation for the 60 GHz implementation employing on-PCB antennas
described in the Chapter 3 to enable mm-wave FD operation.
Chapter 3 presented a fully-integrated 60 GHz direct-conversion transceiver in 45 nm SOI CMOS
for FD wireless communication. Full-duplex operation is enabled by the polarization-based wide-
band reconfigurable SIC technique presented in Chapter 2. The transceiver also employs a second
RF cancellation path with >30 dB gain control and >360◦ phase control to suppress the residual
SI further at the LNA output. With antenna and RF cancellation together, a total SI suppression
of >70 dB is achieved over 1 GHz cancellation bandwidth and maintained in the presence of nearby
reflectors. In conjunction with DSIC implemented in MATLAB, a full-duplex link is demonstrated
over 0.7 m with a SINDR of 7.2 dB. To the best of our knowledge, this is the first demonstration of
a fully-integrated mm-wave full-duplex transceiver front-end and link.
Chapter 4 presented a fully-integrated 25 GHz circulator in 45 nm SOI CMOS, demonstrating
mm-wave magnetic-free passive non-reciprocity on silicon for the first time. This chapter presented
a detailed analysis of the mm-wave circulator in both time and frequency domains. Millimeter-
wave non-reciprocal operation is enabled by the novel concept of spatio-temporal conductivity
modulation, achieving broadband non-reciprocal gyrator functionality over a theoretically infinite
BW. The 25 GHz circulator achieves minimum TX-to-ANT/ANT-to-RX insertion losses (IL) of
3.3 dB/3.2 dB, respectively, with a 1- dB BW of ∼4.6GHz. TX-to-RX isolation is 18.3-21.2 dB (lim-
ited by the measurement setup) over the same BW. The spatio-temporal conductivity modulation
concept is readily scalable across frequency and can be an enabler for higher-millimeter-wave (e.g.
77 GHz) circulators as well as optical isolators. The single-ended implementation of the spatio-
temporal conductivity modulation technique was also discussed in this chapter, breaking ampli-
tude and/or phase non-reciprocity and thus paving the way for realization of other magnetic-free
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non-reciprocal components such as non-reciprocal phase shifter and isolator.
5.2 Future Directions
5.2.1 Millimeter-wave Full-duplex Transceivers
To date, all the reported FD efforts are single channel receivers or transceivers which focus on
self-interference suppression within a wireless node. Even if they solve self-interference problem,
interference from other full-duplex nodes would hamper the full-duplex operation. Additionally,
beam-steering capability is essential for mm-wave full-duplex since mm-wave frequencies are sen-
sitive to blockage by obstacles. Beamforming is an excellent solution to interference and block-
age challenges to reveal the true benefits offered by mm-wave full-duplex. However, efficient SIC
techniques and compact antenna interfaces are required to build a multi-element phased array full-
duplex transceiver that supports SI suppression from any transmitting element to any receiving
element.
In a full-duplex phased-array transceiver, there would be self-interference from any transmitting
element to any receiving element. The most basic solution would be to employ previously reported
RF cancellation techniques for any possible TX-RX pair. For an N×N element phased-array FD
transceiver, this would imply having N2 RF cancellers. In other words, complexity would grow
quadratically with the number of antennas, which is impractical to sustain in terms of area and
power consumption in large-scale phased-arrays. Therefore, it is essential to develop new antenna
and RF SIC techniques which scales with a complexity close to the optimal possible (scales linearly
with number of elements) to support long link distances. Additionally, these SIC techniques should
achieve wide SIC bandwidths collectively to support high-speed communication (at least as wide
as a single channel, 2.16GHz at 60GHz, and even wider to support channel bonding). Develop-
ment of new RF and antenna techniques with low-complexity to achieve wideband self-interference
suppression independent of beam-pointing direction can be an interesting research direction. FD
phased-arrays can be enabled using a tunable circulator to share a single antenna between TX and
RX as well as additional RF cancellation at beamforming point in a RF phase shifting architecture.
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5.2.2 Millimeter-wave Circulators
Several topics may be considered for future research on mm-wave circulators. Electrical balance du-
plexers, such as the one in [75], achieve very high linearity and power handling through high-linearity
static switch design particularly in SOI CMOS technologies. Incorporation of similar techniques to
improve the linearity and power handling of integrated non-reciprocal spatio-temporally-modulated
circulators is an important research direction. EBDs also feature balance impedances that are able
to maintain isolation in the presence of ANT impedance variation, and exploration of such balance
networks in spatio-temporally-modulated circulators is also an interesting future research topic.
Additionally, device stacking techniques that are proposed in SOI process for T/R switches as well
as PAs can be explored to improve power handling capability of on-chip circulators.
State-of-the-art mono-static integrated 77GHz FMCW automotive radars employs passive du-
plexers to achieve simultaneous transmit and receive operation, resulting in a 3dB fundamental
loss. Several active quasi-circulator circuits have already been proposed to replace these passive
duplexers, but their NF and linearity performance forms a bottleneck. Design of a 77GHz circu-
lator based on the spatio-temporal conductivity modulation could be a promising topic for future
research. Such a 77GHz circulator could be designed by using a higher operating to modulation
frequency ratio (e.g. ωin = 9ωm, resulting in a fm of ∼8.6GHz). The delay line could be imple-
mented on package to lower insertion loss, e.g on Rogers 4350B substrate providing 0.06dB/mm loss
at 70GHz compared to 0.6dB/mm loss in GF 45nm SOI CMOS process. A mm-wave relay based
on a 60GHz magnetic-free CMOS circulator could also be another promising research direction for
extending the WiGig and VR link range. Design of such a mm-wave relay relatively simpler than
design of mm-wave full-duplex transceiver because of the relaxed SIC and linearity requirements.
Engineering topological order in photonic metamaterials has drawn significant research inter-
est in recent year. Inspired by the discoveries of condensed matter systems exhibiting topological
order [103,104], there have been recent research efforts to demonstrate analogous systems for clas-
sical waves (for instance, acoustic [105], [106] and photonic). To date, however, explorations of
photonic topological metamaterials with non-reciprocal responses have relied on magneto-optic
effects [107]. Exploration of the spatio-temporal conductivity modulation concept to enable recon-
figurable magnetic-free topological photonic metamaterials can be another research direction in a
more fundamental level.
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Recently, non-reciprocal spatio-time modulated antennas have gained research interest. How-
ever, most of previously reported nonreciprocal antennas are based on magnetically biased fer-
rites [108–110] and therefore suffer from the drawbacks inherent to ferrite components discussed
in Chapter 4. Extending the spatio-temporal conductivity modulation concept to fully-integrated
magnetic-free non-reciprocal antennas which combine duplexing and radiation function such as in
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Appendix A
60 GHz RTPS and VGA Design
Nano-meter scale CMOS transistors (130nm-45nm) have maximum frequencies of oscillation (fmax)
from 130-300GHz. As a result, high mm-wave (150-300GHz) CMOS signal sources use device non-
linearity to generate harmonics in this range, either in oscillators [67, 111, 112] or in frequency
multipliers [113,114].
In [115], we demonstrated a ∼180GHz power mixer that exploits nonlinearity engineering to
enhance the output harmonic content. It generates the third harmonic by mixing the fundamental
with its second harmonic and engineers the amplitudes and relative phase shift of the inputs to
sustain a larger swing at the device nodes. This part presents some of the 60GHz building blocks
such as RTPS, VGA and Marchand balun designed in IBM 130nm CMOS for this power mixer.
The dissertation author was the primary designer of these blocks.
A.0.1 60GHz Reflection-Type Phase Shifter (RTPS)
Fig. A.1(a) shows the circuit diagram of the RTPS. It consists of a 3 dB quadrature coupler and
two identical reflective loads terminating the through and coupled ports of the coupler. A broadside
coupled line coupler is employed to achieve a high coupling of 3 dB in the presence of tight CMOS
BEOL rules. The essential design parameters of a coupled line coupler are the even and odd
mode characteristic impedances (Z0,e and Z0,o) and the coupling factor (c) which are related by
the equations shown in Fig. A.1(b). For 3 dB coupling, irrespective of the input matching, there
should be 1 to 5.8 ratio between Z0,o and Z0,e. In a 50 Ω system, this necessitates Z0,e = 120 Ω and
Z0,o = 21 Ω. An even mode impedance of 120 Ω is a challenging requirement to satisfy in a silicon
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Figure A.1: (a) Circuit diagram of the RTPS. It uses a broadside coupled line 3 dB coupler and CLC
reflective terminations. (b) Cross-section of the coupled line 3 dB coupler. A slow-wave technique
has been used for achieving high even mode impedance as well as simplifying the design procedure.
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Figure A.2: Simulated characteristic impedance of the coupler in the even and odd modes. W =
12µm, Wslot = 10µm and Lslot is varied.
based process. As a result, authors in [116] sacrifice input matching, whereas authors in [117]
use thinner metal layers and totally remove the ground plane underneath the coupler to achieve
higher inductance per unit length at the expense of increased insertion loss. A differential broadside
coupled line coupler with co-planar striplines over floating ground strips was reported in [118] and
it harnesses the lateral spacing between coplanar striplines to achieve a high Z0,e. However, this
approach is not applicable to single-ended broadside couplers. In this work, the RTPS employs a
slow-wave technique in the single-ended coupled line coupler design to satisfy high Z0,e requirement.
Fig. A.1(b) depicts the cross-section of the coupled line coupler. Vertically coupled microstrip
lines are implemented using the two topmost thick metal layers, M8 and M7, of the 130 nm CMOS
process BEOL to achieve lower loss. A ground plane with slots is employed under the coupled
microstrip lines to shield the coupler structure from the lossy silicon substrate. The ground plane
is formed by stacking M1, M2 and M3 metals to satisfy the metal density rules. Stacking also
provides a thickness greater than 3δ, where δ is the skindepth, at 60 GHz for the return current
flow and reduces the loss. 10µm wide slots separated by 10µm spacing are opened, orthogonal to
the signal propagation direction, in the ground plane for creating the slow-wave effect [119].
The even and odd mode characteristic impedances of the coupler are simulated in IE3D. Fig.
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A.2 depicts the even and odd mode characteristic impedances as the slot length is varied. In the
even mode, when the coupled lines are excited with same polarity, the return current flows through
the ground plane. Since the slots in the ground plane are orthogonal to the signal propagation
direction, the return current in the signal direction is forced to flow far away from the microstrip
lines. This increases the inductance per unit length. As a result, the even mode characteristic
impedance increases with increasing slot length. The slots boost the even mode impedance by
decreasing the capacitance per unit length as well. On the other hand, the current flows through
one of the microstrips and returns through the other in the odd mode. Therefore, magnetic fields
cancel everywhere except between the top and bottom lines. Electric field is also confined between
two parallel lines in this mode. Accordingly, changing the slot length does not have any effect on
the inductance and capacitance per unit length and thus the characteristic impedance in the odd
mode.
The slow-wave technique also simplifies the coupler design to a two step procedure. First, the
odd mode impedance can be set by changing the width, W , of the signal lines. Then the even mode
impedance can be increased up to the desired value by using the slot length, Lslot. The physical
design parameters, W and Lslot were found based on this two step procedure in IE3D. Z0,o of 21 Ω
and Z0,e of 120 Ω require a width of 12µm and a slot length of 60µm. Quarter-wavelength in even
and odd modes corresponds to approximately 500µm length at 60 GHz. The coupled microstrips
are bent to conserve chip area. Simulations show that the coupler achieves 3 dB coupling with
0.8 dB insertion loss (varies by 0.1 dB between the coupled and thru port) and 35 dB isolation at
60 GHz. The simulated phase difference between the through and coupled ports is 84◦±1◦ between
40 GHz and 70 GHz. The deviation from 90◦ is attributed to the difference between the even and
odd mode propagation constants. This can be improved by including another parameter in the
design procedure which could be asymmetry in the widths as in [118], or asymmetry in the position
of the coupled lines as in [120].
The effect of the coupler phase imbalance on the RTPS performance is analyzed to the first
order assuming there is no amplitude imbalance. Assuming there is φ imbalance between S21 and
S31 (e.g. ∠S21 and ∠S31 are -90◦+φ and 0◦ respectively) the signals from reflected terminations
will be -180◦+2φ out of phase at the input port instead of 180◦. Then, S11 of the RTPS can be
expressed as






According to (A.1), S11 of the RTPS would be lower than -15 dB up to a coupler phase imbalance of
10◦. Similarly, the forward transmission coefficient of the RTPS can be calculated in the presence
of a coupler phase imbalance as
|S21,RTPS | = |S21S42ΓL + S31S43ΓL| (A.2)
where S21, S31, S42 and S43 are the scattering parameters of the coupler in the presence of phase
imbalance and ΓL is the load reflection coefficient. Due to symmetry, S31 and S42 are equal both
in magnitude and phase and unitary condition requires ∠S21+∠S43=180◦. Thus, using |S21| =
|S31| = |S42| = |S43| = 1/
√
2, ∠S21 = −90 + φ and ∠S43 = −90− φ, (A.2) simplifies to
S21,RTPS = cos(φ)ΓLe
−j90 (A.3)
Equation (A.4) indicates that phase imbalance in the coupler does not cause any variation in the
overall RTPS phase shift. Loss of the RTPS in dB is equal to 20log|cosφ|+20log|ΓL| (the coupler is
assumed to be lossless). As a result, loss of the RTPS increases with increasing phase imbalance in
the coupler. 10◦ phase imbalance would degrade RTPS loss by 0.13 dB, which is negligible compared
to the loss from the reflective termination.
Using S-parameters of an ideal coupled line coupler (Fig. A.1(a)), the phase shift of the RTPS
can be expressed as [118]






where X is the reactance of the reflective loads and Z0 is the characteristic impedance of the coupler.
A pi-type C-L-C termination is used as variable reactance in the RTPS to achieve 180◦ continuous
phase range. Fig. A.1(a) depicts the circuit diagram of the reflection termination. Varactors are
used as shunt capacitances and are implemented using 30×2µm/160 nm FET devices whose source
and drain are connected together. The control voltage is applied at the gate terminal to vary the
capacitance. The impedance of the reflective load is given by
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Figure A.3: (a) Simulated effective varactor capacitance for different signal amplitudes showing
large signal effects. Larger signal amplitude across the varactor causes a reduction in capacitance
range and tuning ratio (b) Simulated phase shift of the RTPS under large signal operation for




where Cv is the varactor capacitance and Leff is the effective inductance of the transmission line.
For the 30 × 2µm/160 nm MOS varactor, the simulated minimum capacitance, Cv,min, is 65 fF
with a tuning ratio of 1.9 at 60 GHz when the control voltage is swept from 0 to 0.8 V (Fig.
A.3). The quality factor of the varactor varies from 18 to 4. By setting Leff = 2/ω
2C where
C = (Cv,max + Cv,min)/2, a phase range more than 180
◦ is achieved (Fig. A.3(b)). The effective
inductance is implemented using a CPW transmission line with 60 Ω characteristic impedance and
360µm length.
In this work, the power incident on the RTPS was +8 dBm in simulation. Therefore, the phase
shift of the RTPS is also evaluated under large signal operation. Fig. A.3(b) depicts the simulated
phase shift as VRTPS is varied for different input powers at 60 GHz. There are two important
observations from Fig. A.3(b): 1) the RTPS phase shift becomes more linear with increasing input
power and 2) after some point, pushing more power into RTPS causes compression in phase range.
The phase compression becomes worse as the input power is increased. These large signal effects
on the RTPS phase shift have been overlooked in the literature although they are due to the same
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mechanism which causes AM/PM conversion in voltage controlled oscillators. The large signal
swing across the varactor device modulates the capacitance throughout the signal period and thus
the effective capacitance of the varactor is averaged over each period [121]. The resulting effective
capacitance (ratio of the root mean square, RMS, of the current to RMS of the derivative of the
voltage with respect to time) versus RTPS control voltage (VRTPS) for different signal amplitudes
is shown in Fig. A.3(a). As can be seen, the effective varactor capacitance varies more linearly
with VRTPS for larger signal amplitudes, resulting in a more linear RTPS phase shift. Additionally,
the varactor tuning ratio reduces as the signal amplitude increases and this explains the phase
compression for higher input powers in Fig. A.3(b). The small signal phase shift of the RTPS
should be designed with margin to make sure there is enough phase range under large signal
operation. Designing the RTPS for a lower input and output impedance would also mitigate the
phase compression issue since the voltage swing across the varactors would be lower for the same
input power.
A.0.2 60GHz Variable Gain Amplifier
A variable gain amplifier is used to compensate the insertion loss variation in the RTPS across
the control voltage. Fig. A.4(a) shows the block diagram of the VGA. Variable gain is achieved
by placing a variable attenuator between two amplifier stages as in [122]. Fig. A.4(b) depicts the
circuit diagram of the amplifiers, including bias circuitry. The amplifiers are implemented in stacked
topology due to its higher reverse isolation compared to a common source stage. High reverse
isolation helps in keeping the VGA input and output matching independent of the attenuation
settings. Supply voltage of the amplifiers is scaled to 3 V to improve the power handling capability
[64]. The input and output of the amplifiers are conjugately matched to 50 Ω using L-type matching
networks.
The schematic of the variable attenuator is shown in Fig. A.4(c). It uses a variable shunt
resistor, implemented as a MOS transistor operating in the deep triode region (VDS = 0V for zero
power consumption). S21 of the attenuator, neglecting the transmission line loss and assuming that
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Figure A.4: (a) Block diagram of the variable gain amplifier. (b) Circuit diagram of the amplifiers.
(c) Circuit diagram of the variable attenuator.
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Figure A.5: Circuit diagram of the impedance transforming Marchand Balun with a passive can-
cellation network between the balanced outputs. The passive network improves the output return
losses and the isolation between output ports.
where Rv is the channel resistance which can be varied by the gate voltage. A 24 × 1µm/120 nm
device can provide 16 Ω on-resistance at 1.5 V, and is used to obtain approximately 8 dB attenuation
range. The control voltage is applied through a 5 kΩ resistor to make the gate float at ac. A floating
gate reduces the total capacitance at the drain of M1 to Cgs//Cgd+Cdb, and in return a larger
shunt inductance is required to resonate it out. Assuming a constant quality factor, the shunt
parasitic resistance of the shunt inductor increases and the loss of the attenuator (insertion loss
when the transistor is OFF) reduces. The attenuator is ac-coupled at the input and output to the
amplifier stages with 300 fF MiM capacitors.
A.0.3 60GHz Marchand Balun
An impedance transforming Marchand balun was integrated on chip to convert the single-ended
output of the Wilkinson to a differential signal. Fig. A.5 shows the circuit diagram of the Marchand
balun. It consists of two identical quarter-wave length coupled line coupler sections and a passive
network between balanced output ports. The required coupling factor for the couplers is −4.8 dB
when all the ports are terminated with 50 Ω [123]. Due to limited time at the design phase, two
copies of the 3 dB coupled line coupler designed for the RTPS are used in the Marchand design.
Using 3 dB couplers entails output impedance of 25 Ω for achieving −3 dB power transfer to each
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Figure A.6: Simulated performance of the Marchand Balun including (a) input and output return
losses and insertion loss, and (b) phase and amplitude imbalance.
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port. The conventional Marchand balun suffers from poor output matching and isolation between
the balanced outputs. A passive network consisting of two 25 Ω resistances and half-wave length
transmission line was integrated on chip between the balanced outputs to improve the output
matching and isolation [124]. Without adding this network, the best attainable output return
loss (assuming 25 Ω output port impedance) and isolation between outputs would be theoretically
6 dB [123]. The passive network introduces another path with 6 dB attenuation and 180 degree
phase shift for perfect cancellation between the balanced outputs. This helps to reduce the power
drive requirements of the amplifier chains feeding the doubler and improves the overall conversion
loss. Additionally, the improved isolation between balanced ports enhances the stability of the
differential amplifier chain.
The simulated performance of the balun is shown in Fig. A.6. The input and output return
losses are better than 15 dB (Fig. A.6(a)) and the balun achieves an isolation better than 22 dB
between balanced ports from 50 GHz to 70 GHz. The simulated insertion loss of the balun (Fig.
A.6(a)) is lower than 1.6 dB in the same frequency range. The simulated phase and amplitude
imbalances of the balun are within 1◦ and 0.1 dB, respectively.
A.0.4 Measurements
A cascaded RTPS and VGA breakout is tested through RF probing using a chip-on-board based
setup in order to characterize the phase shift and amplitude control capability in the fundamental
path. Fig. A.7 shows the die microphotograph of the RTPS-VGA test breakout which occupies
1.15 × 0.36 mm2, not including pads. S-parameters of the RTPS-VGA breakout are measured up
to 65 GHz using dc−67 GHz Cascade Infinity GSG probes and an Anritsu 37397E Lightning VNA.
The phase shift versus RTPS control voltage VRTPS is shown in Fig. A.8(a), for 60 GHz and 63 GHz
with the VGA control voltage VV GA = 0 V so that the VGA provides maximum gain. The RTPS-
VGA breakout achieves 158◦ and 137◦ phase variation range at 60 GHz and 63 GHz, respectively.
The gain of the RTPS-VGA varies from −6.8 dB to −0.3 dB and from −1.2 dB to 3.6 dB across
VRTPS at 60 GHz and 63 GHz respectively, as seen in Fig. A.8(b). As the VGA control voltage is
fixed at its highest gain setting, Fig. A.8(a) and Fig. A.8(b) reveal the phase shift and insertion
loss variation characteristic of the RTPS. Large variation of the insertion loss across phase settings
is the main drawback of reflection type phase shifters and it can be compensated using the VGA
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Figure A.7: Die photo of the test structure implemented to characterize the phase shift and gain
of the 60GHz RTPS and VGA cascade in the fundamental path.
Figure A.8: Insertion (a) phase shift and (b) gain of the RTPS-VGA breakout versus RTPS control
voltage at 60 and 63 GHz. For these measurements the VGA is set to maximum gain (VV GA = 0 V).
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Figure A.9: Insertion (a) gain and (b) phase-shift of the RTPS-VGA breakout versus VGA control
voltage. For these measurements, VRTPS = 0 V.
in this work. Fig. A.9(a) and Fig. A.9(b) show the gain and the insertion phase of the RTPS-
VGA breakout, respectively, across frequency for different attenuator control voltages, VV GA, while
VRTPS is kept at 0 V. The VGA provides 8.4 dB analog gain control with a phase variation less
than 8◦.




Lorentz Reciprocity is conventionally derived from the source-free (J=0) Maxwell equations in the
frequency domain, assuming a constant permittivity constant. Here, this part derives the reciprocity
equation in a spatio-temporally varying medium (e.g. permittivity is a function of distance and
time, (z, t)).
B.1 Wave Equation
Starting from Maxwell Equation in time domain
∇× E(z, t) = −∂B(z, t)
∂t
(B.1)
∇×H(z, t) = ∂D(z, t)
∂t
+ JT (B.2)
where B = µH and D = (z, t)E (spatio-temporal variation in permittivity), we can derive the
wave equation for time-varying permittivity. Taking ∇× of (B.1)
∇×∇× E(z, t) = −µ∂∇×H(z, t)
∂t
. (B.3)
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using vector identity ∇×∇×E=∇(∇.E)−∇2E in the source free region (JT=0, ∇.D = 0 and in














where c = 1/
√
µ0. Solution to the wave equation is in the form of E(z, t) = Ek(z)e
jωkt +
E∗k(z)e
−jωkt. There would be terms at the fundamental frequency ωs and mixing frequencies ωs+ωm
and ωs − ωm. We are not interested in the exact solution of the wave equation here.
B.2 Lorentz Non-Reciprocity
Using the general solution in (B.1)






Noting that we can just use ejωkt (conjugates give the same equation),
∇× Ek(z)ejωkt = −jωkµHk(z)ejωkt (B.7)
∇× Ek(z) = −jωkµHk(z) (B.8)
Re-arranging (B.2) in source-free region and then using the general solution
∇×H(z, t) = ∂(z, t)
∂t











Assuming Ek1 and Hk1 are the fields when the propagation and modulation in the same direction
whereas Ek2 and Hk2 are the fields when they are in opposite directions (this can be simply achieved
by changing the permittivity modulation direction, (z,−t) = cos(ωmt+ βmz)) .
Hk2(z).∇× Ek1(z) = −jωkµHk2(z)Hk1(z) (B.11)
























Ek1(z)Ek2(z) + jωkµHk2(z)Hk1(z) (B.15)




















• If (z, t) is a constant (spatio-time-invariant), the right side of (B.16) becomes zero, showing
Lorentz Reciprocity, as expected.
• If (z, t) is only a function of space (time-invariant), the right side of (B.16) becomes zero,
showing Lorentz Reciprocity. We conclude that spatial variation cannot break Lorentz Reci-
procity by itself.
• If (z, t) is only a function of time (spatio-invariant), the right side of (B.16) becomes zero for
even functions (Lorentz Reciprocal) and non-zero (Lorentz Non-Reciprocal) for odd functions
conditional upon (z, t) 6= (z,−t) and ∂(z,t)∂t 6= ∂(z,t)∂t . We conclude that periodic time
modulation (e.g. m(z, t) = sin(ωmt)) cannot break Lorentz Reciprocity by itself. It should
also be noted that any function which can be written as superposition of sin(ωmt)s and
cos(ωmt)s cannot break Lorentz Reciprocity by itself.
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• If a spatio-time periodic modulation of (z, t) = m(z, t) = m cos(ωmt− βmz) is used, (B.17)
simplifies to
∇.(Ek2(z)×Hk1(z)− Ek1(z)×Hk2(z)) = 2ωm (cos(ωt)− j sin(ωt)) sin(βz)Ek2(z)Ek1(z)
(B.18)
∇.(Ek2(z)×Hk1(z)− Ek1(z)×Hk2(z)) = 2ωme−jωt sin(βz)Ek2(z)Ek1(z) (B.19)
As can be seen, it breaks Lorentz Reciprocity for any values of t, if sin(βz) 6=0.










BER Bit Error Rate
BPSK Binary Phase-Shift Keying
BW Bandwidth
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CW Continuous-Wave
DACs Digital-to-Analog Converters
DSIC Digital Self-Interference Cancellation
DR Dynamic Range
EBD Electrical Balance Duplexer
EIRP Effective Isotropic Radiated Power
EM Electromagnetic
ENOB Effective Number of Bits
ESD Electrostatic Discharge




FIR Finite Impulse Response
FMCW Frequency Modulated Continuous Wave
HD Half-Duplex
IC Integrated Circuit
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IP3 third-order intercept point
LM Link Margin
LMS Least Mean Squares
LNA Low-Noise Amplifier
LO Local Oscillator









PCB Printed Circuit Board
PAE Power Added Efficiency
PIA Phase-Inverting Amplifier
PPF Polyphase Filter
PPG Pulse Pattern Generator
PRBS Pseudo-Random Binary Sequence
PS Phase Shifter
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QAM Quadrature Amplitude Modulation
RBW Resolution Bandwidth
RF Radio Frequency
RTPS Reflection-type Phase Shifter
RX Receiver




SPI Serial Parallel Interface
SOI Silicon on Insulator
SNR Signal-to-Noise Ratio






VNA Vector Network Analyzer
VR Virtual Reality
WPAN Wireless Personal Area Network
